Central Processor

1.1 Introduction

The Central Processor (CP) controls the high-speed I/O devices and the main memory of the Dandelion. It provides short-latency memory access and ALU service for the integral I/O controllers and can emulate the Mesa Processor as defined by the Mesa Processor Principles of Operation. It is composed of about 160 standard chips and resides entirely on one 11" by 17" printed circuit card located in slot 3.

This chapter presents at the hardware structures of the Central Processor and its interfaces with the rest of the Dandelion. Another manual, the *Dandelion Microcode Reference (DMR)*, presents the assembler microcode format and is intermixed with hardware details and examples.¹

The CP is a microprogrammed, 16-bit general-purpose computer. The microcode control store can hold up to 4096 48-bit microinstructions² and can be read or written by the low-speed Input/Output Processor (IOP). Each microinstruction is decoded and executed in 137 nanoseconds, a *cycle*.³ All microinstruction operations are completed in one cycle; instruction execution is not pipelined over several cycles, except that while one is being executed its successor is being read from the microstore.

Cycles are grouped into *clicks*, where one click equals three successive cycles labeled **c1**, **c2**, and **c3**. Cycles are always enumerated in order **c1**. **c2**, **c3**, and then **c1** again.⁴ This sequence is never interrupted or altered; accordingly, both targets of a two-way branch must be specified with the same cycle number. (Strictly speaking, this is necessary only if the target microinstructions contain cycle-dependent operations.) The microcoder's task of aligning instructions so that they execute in successive cycles is a necessary outcome of the fixed-tasking, click structure. Moreover, when one desires code which is speed optimized, this structure usually requires the elimination of three microinstructions instead of one.

While the three microinstructions of a click are executing, a memory read or write can be performed: the address is sent to the memory in c1, a single data word may be sent during c2, and data is returned from memory in c3. A memory operation can *only* be initiated in cycle 1.

Clicks are grouped into *rounds*: five successive clicks (numbered 0..4) comprise a round, which is two microseconds in duration. Each click of a round is permanently allocated to one or more of the I/O controllers. If an I/O controller does not request the service of its correspondent *task* microcode, the Emulator-microcode task runs during that click instead of the device-microcode task. When there is a transition between tasks, the hardware preserves the outgoing task's microprogram counter and restores when it runs again.

The click is a basic microcode time unit: devices and the Emulator are serviced in units of clicks and the microcode can transfer exactly one memory word in this time. Since a click is 411 nanoseconds in duration, the maximum bandwidth available through a CP's click is 7.8 mbits/s.

The CP is implemented using four 2901 bit-slice chips plus external memories and registers. The 2901 provides 17 registers readily accessible to the microcoder, the usual logical and arithmetic functions, and single bit shifting.

Available to the microprogrammer and external to the 2901 are four register sets (U, RH, IB, and Link), a four-bit rotator, the I/O registers and memory, and four Emulator registers (stackP, ibPtr, pc16, and MInt). There are no task specific registers: all registers can be addressed by all tasks.

1.2 Microinstruction Format

The microinstruction format strikes a balance between some naturally opposing structures: control store width versus control store size, encoding schemes versus decoding hardware constraints, and coverage of all possible data operations versus exclusion of impracticable operations. The format was designed with the goal that frequently applied operations are encoded in the least number of bits. Furthermore, it was designed so that the most important Mesa Emulator and I/O operations execute in one click. The format is illustrated and summarized in Figure 1.

A 48-bit microinstruction has three major parts: 2901-control bits, miscellaneous functions, and a "goto"-address field. The field names are abbreviated as:

rA, rB R registers A and B ALU source address, function, destination address aS, aF, aD even parity eр 2901 carry input Cin enable stack/U registers enSU memory operation mem function fields selector fS fX, fY, fZ function fields X, Y, and Z INIA intermediate next instruction address.

The 2901-control bits occupy the first word: rA, rB, aS, aF, and aD. The "goto" address, INIA, utilizes 12 bits. INIA is a control-store-destination address unless condition bits, specified by the previous microinstruction, are *or'd* into it, resulting in a branch or dispatch. Thus, every microinstruction is a potential jump instruction.

The fS field is broken into two subfields: fS[0-1] and fS[2-3]. These control the deciphering of the fY and fZ fields, respectively. Both the fY and fZ fields have four possible enumerations as defined by fS:

The fY field can, depending on fS[0-1]: (1) name a branch or multi-way dispatch, (2) specify a miscellaneous function, (3) name an I/O register to be loaded, or (4) equal the high nibble of an 8-bit constant. These four functions are called DispBr, fYNorm, IOOut, and Byte.

The fZ field can (1) enumerate a miscellaneous function, (2) equal a 4-bit constant, (3) be the low half of a U register address, or (4) name an I/O register to be read. These four classes are abbreviated fYNorm, Nibble, Uaddr, and IOXIn, respectively.



Field_	Description_
rA rB aS aF aD ep Cin enSU mem fS fX fY INIA	2901 A reg addr, U addr [0-3] 2901 B reg addr, RH addr 2901 alu Source operand pair 2901 alu Function 2901 alu Destination/shift control Even Parity 2901 Carry In, Shift Ends, writeSU (if enSU = 1) enable SU reg file MAR+ (if c1), MDR+ (if c2), +MD (if c3) Function field Selector X Function Y Function Z Function Next Instruction Address

aS_	B.S	aF_	<u>F</u>	sh.,aD	B[rB]←	<u>Q</u> ←_	Ybus←
0	A. Q	0	R + S + Cin	0	no write	F	F
1	A, B	1	S - R - Cin'	1	no write	no write	F
2	0. Q	2	R - S - Cin'	2	F	no write	Α
3	0, B	3	RorS	3	F	no write	F
4	0. A	4	R and S	4	F/2	Q/2	F
5	D. A	5	~R and S	5	F/2	no write	F
6	D. Q	6	R xor S	6	2F	2Q	F
7	D, 0	7	~R xor S	7	2F	no write	F

 $sh \leftarrow (fX = shift) OR (fX = cycle) OR (fY = cycle)$

fS[0-1]	<u> </u>	fS[2·3]	fZ =	SU addr[0-7]
0	DispBr	0	fZNorm	0stackP
1	fYNorm	1	Nibble	0,,stackP
2	IOOut .	2	Uaddr[4-7]	$rAfZ \mid rAY[12-15]^*$ IF $fZ = AltUaddr^*$
3	Byte	3	IOXIn	$rA., fZ \mid rA., Y[12.15]$ * IF $fZ = AltUaddr$ *

* as executed by previous u-instr

ťΧ	fXNorm_	íΥ	fYNorm_	DispBr_	IQQut_	źΖ	fZNorm	lOXin
0	pCall/Ret0	0	ExitKern	NegBr	IOPOData←	0	Refresh	←EIData
1	pCall/Ret1	1	EnterKernel	ZeroBr	IOPCtI←	1	IBPtr+1	← EStatus
2	pCall/Ret2	2	CirintErr	NZeroBr	KOData←	2	IBPtr←0	←KIData
3	pCall/Ret3	3	IBDisp	MesaIntBr	KCtI+	3	Cin+pc16	←KStatus
4	pCall/Ret4	4	MesaIntRq	PgCarryBr	EOData←	4	Bank←	KStrobe
5	pCall/Ret5	5	stackP←	CarryBr	ElCtI←	5	pop	←MStatus
6	pCall/Ret6	6	IB←	XRefBr	DCtlFifo←	6	push	←KTest
7	pCall/Ret7	7	cycle	NibCarryBr	DCtI←	7	AltUaddr	EStrobe
8	Noop	8	Noop	XDisp	DBorder←	8	Noop	-IOPIData
9	RH←	9	Map←	YDisp	PCtI←	9		FIOPStatus
Α	shift	Α	Refresh	XC2npcDisp	MCtI←	Α		←ErrnlBnStkp
В	cycle	В	push	YIODisp	←TStatus	В		←RH
С	Cin←pc16	С	CIrDPRq	XwdDisp	EOCtI←	С	LRot0	←ibNA
D	Map←	D		XHDisp	KCmd←	D	LRot12	←ib
Ε	pop	Ε	ClrRefRq	XLDisp	← TIData	Ε	LRot8	←ibLow
F	push	F	CIrKFlags	PgCrOvDisp	POData←	F	LRot4	← ibHigh

pCall when NIA[7] = 0. pRet when NIA[7] = 1.

Equivalent names: XDirtyDisp = XLDisp; EtherDisp = YIODisp; TAddr← = CIrDPRq; TCtI← = PCtI←; TOData← = POData←

Figure 1. Dandelion CP Microinstruction Format

1.3 Registers and Data Paths

Figure 2 illustrates the registers and data paths layout for the CP. The area inside the dashed lines represents the internal components of the 2901 ALU. The Y bus corresponds to the Y output of the 2901 and the X bus is connected to the 2901 D input. Both the X and Y buses are available on the backplane.

1.3.1 R & Q Registers and 2901 Data Paths

Referring to Figure 2, there is a 16-word, two-port register file called the R registers. One of the output ports is labeled A and the other B. These are the "fast" registers of the CP and can be used to hold temporaries, memory data and addresses, and arithmetic operands.

Every cycle, the contents of the R register given by the register-A (rA) field of the microinstruction is available at the A port, and likewise for the B port. If rA = rB, then the same data appears at both ports.

If the alu-Destination (aD) field specifies a write back into an R register, the rB field specifies which one: at the end of the cycle, register B is written with the ALU output (named F) or it is written with F shifted one bit.

The Q register holds 16 bits which can be written with the ALU output or its old value single-bit shifted left or right. It is implicitly referenced by the aS field of the microinstruction and can be used for double-word shifting.

The 2901 arithmetic unit has three inputs: R, S and Carryin (Cin). The R input can be set to the output of the A port, the value of the X bus, or zero. The S input can be driven by the output of the A or B ports, the value of the Q register, or zero. Cin can be either 0 or 1, or the value of the single-bit Emulator register pc16.

The 2901 can perform three arithmetic and five logical operations as specified by the alu-Function (aF) field. Arithmetic follows the two's-complement conventions. Three of the logical operations are symmetrical with respect to R and S: logical or, and, and xor. The remaining two logical operations complement R: \sim R xor S and \sim R and S.

Figure 3 shows a matrix of ALU computations as a function of possible aS and aF values. From the table it is clear there are many possible ways to generate zero within the ALU. All one's (OFFFF) is easily produced for some functions if rA = rB.




Figure 2. Dandelion CP Data Paths

aF C	aS	(A,Q)	(A,B)	(0,Q)	(0,B)	(O,A)	(D,A)	(D,Q)	(D,0)	rA = rB = R (A,B)
R+S	0	A + Q A + Q + 1	A+B A+B+1	Q Q+1	B B+1	A A + 1	X + A X + A + 1	X + Q X + Q + 1	X X+1	2R 2R + 1
S-R	0	Q-A-1 Q-A	B-A-1 B-A	Q-1 Q	B-1 B	A-1 A	A-X-1 A-X	Q-X-1 Q-X	-X-1 -X	-1 0
R-S	0	A-Q-1 A-Q	A-B-1 B-A	-Q-1 -Q	-B-1 -B	-A-1 -A	X-A-1 X-A	X-Q-1 X-Q	X-1 X	-1 0
R or	s	A or Q	A or B	Q	В	Α	X or A	X or Q	X	R
R and	s	A and Q	A and B	0	0	0	X and A	X and Q	0	R [*]
~R and \$	S	~A and Q	~A and B	Q	В	Α	~X and A	~X and Q	0	. 0
R xor \$	S	A xor Q	A xor B	Q	В	Α	X xor A	X xor Q	X	0
~R xor	s	~A xor Q A xor ~Q	~A xor B A xor ~B	~Q	~B	~A	~X xor A X xor ~A	~X xor Q X xor ~Q	~X	-1

Figure 3. ALU Operations as a function of aS, aF, and Cin.

The F output of the ALU can be written into an R register, loaded into the Q register, or placed onto the Y bus. Although the F output is normally placed onto the Y bus, it is possible to route output-port A of the R register file onto the Y bus. This mode is called A-bypass or "A-pass-around."

The two-bit alu-Destination (aD) field, in combination with a one-bit value called sh, specifies whether R or Q are written and whether F or A-bypass is placed on the Y bus. The sh field is defined by certain functions of the microinstruction word (see Figure 1 for sh's definition). In general, when sh = 1 the F output is shifted one bit position before being written back into R or Q. This is accomplished inside the 2901 by 3-input multiplexers at the inputs to R and Q. What is shifted into the ends of R or Q determines the type of shift.


When sh concatenated with aD (sh,,aD) equals 001, neither an R register nor Q are written. This may be desired when writing an external register or when comparing two quantities. When sh,,aD = 000, Q is loaded with the ALU output. When equal to 010 or 011, an R register is loaded with the ALU output. The Y bus gets the ALU output in all cases except when sh,,aD = 010, where it receives the A-bypass value. Two general rules: When A-bypass is utilized an R register must be written and it is not possible to simultaneously write R and Q with F.

When sh = 1, a single-bit shifting operation is performed on the ALU output and/or Q. There are two major types of shift operations (Figure 4): a double-word shift of F,,Q and a single-word shift of F alone. These two types of shifting, combined with the two directions, are named by the four values of aD when sh = 1.

For single-word shifts, the Q register is unaffected and the R register gets twice or half of the ALU output. The end of F which is vacated by the shift operation is replaced by Cin or the bit shifted out of the opposite side of F (a single bit cycle).

For double-word shifts, both the ALU output and the Q register are shifted together. The low-order bit of the ALU output is "connected" with the high-order Q bit to form a 32-bit quantity. The high-order bit of F which is vacated by a right double shift can be written with Cin or the Carryout (Cout) of the current ALU computation. Similarly, the low end of Q is written with the complement of Cin (~Cin) if the shift direction is left. Note that the high bit of Q is written with the complement of the low bit of F. A general rule: Shift inputs into Q are complemented.

In summary, the following 2901 related restrictions apply: (1) When A-bypass is utilized an R register must be written, (2) it is not possible to simultaneously load R and Q, and (3) A-bypass cannot be used with single bit shifts or when loading Q.



<u>function</u>	<u>aD</u>	fX or fY
RShift1	1	shift
LShift1	3	shift
RRot1	1	cycle
LRot1	3	cycle
DARShift1	0	shift
DALShift1	2	shift
DLShift1	0	cycle
DRShift1	2	cycle

Figure 4. CP Single-Bit Shifting

1.3.2 External 2901 Data Paths

There are two major 16-bit data buses external to the 2901: the X bus and Y bus. Both are present on the backplane; however, they are *not* general purpose, bidirectional buses. The YH bus, an 8-bit extension of the Y bus, is used for memory addressing.

The Y bus is driven only by the Y output of the 2901. It can be used to supply a memory address, memory data, U register data, or device output data.

The X bus is the major system bus and is connected to multiple drivers and multiple receivers.⁵ X bus sinks are: the D input of the 2901, the RH registers, the Instruction Buffer (IB), and controller output registers. X bus sources are: the U registers, RH registers, the IB, constants, memory data, and controller input registers. The IB, RH, and controller output registers receive data from the X bus so that they can be loaded directly from memory in one cycle.

Data can be passed from the Y bus to the X bus via a 4-bit rotator, called LRotn. Data can be rotated zero, four, eight, or twelve positions to the left, as specified by the fZ field. A zero rotation allows Y bus data to be placed unaffected onto the X bus; for example, when loading controller output registers from the ALU output.

Eight- or four-bit constants can be placed onto the X bus directly from the fY and/or fZ fields. The upper 8 or 12 bits of the X bus are set to zero.

The following table lists the registers which are addressable by the CP and which buses they are attached to:

Register MAR←	inputs from YH,,Y	Register ←MD	outputs to	Memory
Map←	YH,,Y		~	Wilding!
IB←	Χ	←ib, ←ibNA	Χ	Instruction Buffer
	^	←ibLow, ←ibHigh	• •	X[12-15]
		~ibPtr	X[10-11]	X[12 (0]
RH←	X[8-15]	←RH	X[8-15]	
U←	Y "	←U	X	
stackP←	Y[12-15]	~stackP	X[12-15]	
MDR←	Y	EKErr	X[8-9]	
MCtI←	Υ	←MStatus	X	Memory
KOData←	Χ	←KIData	X	Rigid Disk
EOData←	Χ	←ElData	Χ	Ethernet
POData←/TOData←	Χ	← TIData	Χ	LSEP/MagTape
IOPOData←	Χ	←IOPIData	Χ	IOP .
KCtI←	Χ	←KStatus	X	Rigid Disk
KCmd←	Χ	←KTest	Χ ,	Rigid Disk
ElCtl←	Χ	←EStatus	Χ	Ethernet
EOCtI∻	X			
IOPCtI ←	Χ	←IOPStatus	Χ	IOP
DCtI←	X			Display
DBorder←	Υ			, ,
DCtlFifo <i>←</i>	Υ			
PCtI←/TCtI←	Χ	←TStatus	Χ	LSEP/MagTape
TAddr←	Χ			•

1.3.3 U Registers

A 256-word register file, called the U registers, can be written from the Y bus and read onto the X bus. These 16-bit general purpose, "slow" registers are used to hold a 16-word stack, virtual page addresses, temporaries, counters, and constants.

With respect to accessibility, U registers are situated between main memory and the R registers: they cannot be both read and written in the same cycle, nor can they be used as an operand or destination register in 16-bit ALU arithmetic.

As illustrated below, there are three ways to form an 8-bit U register address: normal, stack-pointer, and alternate.




Figure 5. U Register Addressing Modes

In the normal mode, true when fS[2] = 1, the U register address is defined by the concatenation of the rA and fZ microinstruction fields. This sharing of the rA field between R and U register addresses has several implications. In general, a U register can be loaded into any R register since the rB field defines the write address. However, an arbitrary U register and an arbitrary R register cannot both be ALU operands unless the upper four bits of the U register address equal the R register address. This addressing mechanism partitions the U registers into sixteen 16-word banks where, in one cycle, a bank's U register can only be combined with the bank's corresponding R register.

In the stack-pointer addressing mode, used when fS[2] = 0, the U register is selected by the 4-bit stackPointer register (stackP) from the low bank; that is, the address is 0, stackP. The stackP is not explicitly modified with this addressing mode and if the microinstruction also executes a pop or push function, the premodified stackP is used to access the U register.

The alternate mode provides indirect addressing and is used when fS[2] = 1 and fZ = AltUaddr for the *previously* executed microinstruction. In this mode, the low nibble of the U address equals the least significant Y bus nibble for the *previously* executed microinstruction—the same one that did the AltUaddr. Thus, instead of rA, fZ, the U address is rA, Y[12-15].

While reading or writing U registers, the fZ field can specify both a U register address and another function. Specifically, when fS[2-3] = 3, fZ can take on IOXIn values. This is commonly used to read an RH register or the IB while simultaneously writing a U register. When the stackPointer addressing mode is used, the fZ field is free to be interpreted as either fZNorm or a Nibble.

The U registers are also controlled by two other microinstruction fields: enSU and Cin. The enSU bit is 1 for any cycle which either reads or writes a U register. Cin must be 1 if written, and 0 if read. Thus, if a U register is written and the ALU function is addition or subtraction, these computations execute with Cin = 1. Note that normal two's complement subtraction implies Cin = 1.

1.3.4 RH Registers

Located on the X bus is the 16 by 8-bit RH register file, an extension of the R registers. The principle application of this small memory is to hold the highest-order memory address bits. Moreover, it can be utilized as general-purpose storage: flags, counters, temporaries, and subroutine return pointers (see DMR).

The RH registers are addressed by the rB field, and, since this field names the R register to be written, an RH register can only be written into its corresponding R register (or the Q register).

Like the U registers, they cannot be both read and written in the same cycle. An RH register is written from the low byte of the X bus when $fX = RH \leftarrow$ and is read onto X[8-15] when $fZ = \leftarrow RH$. Whenever it is read onto the X bus, the high half of the bus is set to zero.

Every cycle, the 8-bit YH bus is driven with the value of the addressed RH register, thereby supplying the high order memory address bits to the Memory Control card. However, these bits are only used by the memory if a MAR+ or Map+ is specified. As a corollary to the rule that RH registers cannot be simultaneously read and written, an RH register cannot be loaded if the microinstruction also executes a MAR+ or Map+.

1.3.5 Instruction Buffer

The Instruction Buffer (IB) was designed to hold up to three Emulator macroinstructions or data bytes. It is used in a first-in, first-out manner. Data loaded into the IB from the X bus can be read back onto the X bus or be used to define a 256-way dispatch in control store. The IB is loaded by special Emulator "refill" microcode (sec. 1.6.4) while the actual control of the registers is accomplished by a hardware state machine.

The IB is maintained by the Emulator in a way that guarantees all macroinstructions will find necessary code segment operands there. Furthermore, the IB is where the 256-way dispatch is made on the next macroinstruction to be executed. This dispatch (IBDisp) occurs in c2 so that the next macroinstruction begins in c1, thereby adjoining the previous one. However, when IBDisp is executed and the buffer is not full, a microcode trap occurs and the refill microcode loads the buffer with more bytes from memory. If an IBDisp is executed and there is a pending interrupt (MInt=1), special interrupt trap (IB-Refill) microcode runs instead of the refill microcode. Since the IB is so small, IBDisp's frequently trap; however, since the IB-Refill trap runs at memory speed, this scheme of supplying operand bytes to the macroinstructions is very efficient.

This scheme is efficient from both memory bandwidth and page-fault handling perspectives. In the former case, macroinstructions would otherwise have to call an operand-fetching subroutine, which would waste time becoming cycle aligned. In the latter case, macroinstructions need not worry about a page fault from the code segment. (The occurrence of a code segment page fault can add major complications to the implementation of macroinstructions since the microcode must, before processing the fault, restore the Mesa machine state to its value at the beginning of the instruction.) The IB insures that macroinstructions can always find code segment arguments present in the IB. In this sense, the IB is more like an operand data buffer than an instruction buffer.

The minimum number of bytes in the buffer required to prevent a IB-Refill trap is three (the maximum size of a Mesa macroinstruction) and they only occur between the execution of macroinstructions. The refill code completes in one click if the buffer requires two bytes and in two clicks for four. Because the buffer is small, the only codebytes which do not result in an IB-Refill trap are single-byte opcodes executed from even memory locations.

The instruction buffer itself consists of three 8-bit registers, called IB[0], IB[1], and ibFront. IB[0] holds the even code segment byte and IB[1] the odd. The bytes are shuffled through ibFront in even/odd, sequential order. There are four states which enumerate the location of data bytes among the holding registers. These states are indicated by the 2-bit register, ibPtr, and are defined below. The following diagram shows the four IB states (the cross-hatching indicates the position of the data bytes):

state name	bytes in IB	ibPtr
full	3	2
word	2	3
byte	1	1
empty	0	0




Figure 6. Instruction Buffer States

There are a total of 8 microinstruction functions which effect the IB. In general, the functions maintain the original even/odd byte ordering while updating ibPtr and ibFront. The following table lists the functions and their effect on ibPtr, ibFront, and the X bus. A discussion of the table follows, except that IB dispatches and IB-Refill traps are presented in sections 1.5.2 & 1.5.5.1.

<u>function</u> ←ib	new ibPtr ibPtr-1	new ibFront IF ibPtr[1] = 0 THEN IB[0] ELSE IB[1]	X bus ← 0,,ibFront
←ibNA ←ibHigh ←ibLow	unchanged unchanged unchanged	unchanged unchanged unchanged	0,,ibFront 0,,ibFront[0-3] 0,,ibFront[4-7]
IBDisp AlwaysIBDisp	ibPtr-1 ibPtr-1	IB[ibPtr[1]] IB[ibPtr[1]]	unaffected unaffected
IB← IB←, IBPtr←1	IF empty THEN word ELSE full IF empty THEN byte	IF ibPtr = empty THEN X[0-7] ELSE unchanged IF ibPtr = empty THEN X[8-15]	unaffected unaffected
IBPtr←0 IBPtr←1 ←ErrnIBnStkp	ELSE full word byte unchanged	ELSE unchanged IB[0] IB[1] unchanged	unaffected unaffected X[10-11]←~ibPtr

Figure 7. Effects of IB-related Functions

The IB is loaded from the X bus: the high-order, even byte is written into IB[0] and the low-order, odd byte into IB[1]. If the buffer is empty, then the X bus byte passes through IB[0] or IB[1] and is loaded directly into ibFront in one cycle; thus, the data can be used immediately in the cycle following the IB load.

The default IB write operation is that ibFront is written with X[0-7]. However, if IBPtr←1 is coincident with IB←, then ibFront is written with X[8-15] instead, thereby throwing away the even data byte. If there are one or two bytes in the buffer, then IB[0] and IB[1] are loaded and there is no feed through into ibFront.

ibFront can be read onto the X bus: when the microcoder specifies an \leftarrow ib or \leftarrow ibNA, ibFront is placed onto X[8-15] and the high byte of the X bus is set to zero.

There are several variations to this basic read. With the ←ibHigh function, ibFront[0-3] is placed onto X[12-15]. Analogously, ←ibLow places ibFront[4-7] onto X[12-15]. In both cases the upper 12 bits of the X bus are set to zero.

When tib is executed, a funneling process occurs: ibFront is loaded with the next byte from either IB[0] or IB[1] and ibPtr is "decremented" by one. ibPtr is gray code decremented: 2, 3, 1, and then 0. Thus, the low order bit of ibPtr divides the values of ibPtr into two classes with respect to refill: empty and not empty. (This scheme equates the empty and full states, but note that the buffer is not full when the IB-Refill trap occurs.)

Several of the microcode functions have no effect on the state of the buffer: The +ibNA function (used to read the IB without advancing ibPtr), +ibHigh, and +ibLow do no change ibPtr. Also, like the RH and U registers, it is not possible to read and write IB simultaneously; hence, the combination of IB+ and +ib in the same cycle does nothing.

The functions IBPtr+0 and IBPtr+1, when autonomously used, merely load ibFront from IB[0] or IB[1], respectively. They typically occur in the cycle after the IB has been loaded with a jump-target codebyte, thereby selecting the even or odd destination opcode.

The complement of ibPtr can be read onto X[12-13] with the ←ErrnIBnStkp function.

1.3.6 stackP Register

The 4-bit stack pointer, stackP, is used to address one location from U register bank 0 (Sec. 1.3.3) and can be incremented or decremented independently of the 2901. The pop function decrements and the push function increments the stackP at the end of a cycle, performed modulo 16. Unlike the U and RH registers, the stackP can be read and written in the same cycle.

The stackP can be loaded from Y[12-15] with an fY function. However, one cycle must intercede between a stackP and a microinstruction which uses the stack-pointer addressing mode and expects the new value. A pop or push can be used in the intervening instruction and appropriately modifies the value loaded.

The pop and push functions have been sprinkled throughout the microinstruction function fields to ameliorate the checking of stack overflow or underflow. The push function occurs in all three function fields while pop is in fX and fZ. An outcome of this arrangement is that when push is specified in the same microinstruction as pop, the stackP does not change: it does not matter how many pop's or push's there are, as long as there are both, the stackP is unaffected. Also, multiple pops or pushs in the same instruction do not decrement or increment the stackP by more than one. Multiple pop and push functions are used to check for stack overflow or underflow (sec. 1.5.5.2).

1.3.7 pc 16 Register

The pc16 register is designed to serve as a low-order, 1-bit extension of an R register; namely, the R register which holds the Emulator's macroprogram counter (PC). That is, pc16 can be used as the byte index of a PC memory address.

If fX or fZ is Cin \leftarrow pc16, the pc16 bit becomes the carry input of the 2901 and pc16 is inverted at the conclusion of the cycle. Thus, Cin \leftarrow pc16, in combination with ALU addition and subtraction, properly adjusts the 17-bit byte program counter PC,,pc16 (See DMR).

Since Cin is also the shift ends (Sec. 1.3.1), Cin-pc16 can be used to shift pc16 into the low-order bit of an R register in one cycle, thereby reconstructing a word program counter in an R register.

Due to the hardware implementation of the carry input, when the Cin field of the microinstruction is 0, the fX version of Cin \leftarrow pc16 must be used. If Cin = 1, then either the fX or fZ version of Cin \leftarrow pc16 can be specified.

1.4 Main Memory Interface

This section discusses the interface between the CP and the memory system. As outlined earlier, a memory address is sent to the Memory Controller in c1, any data to be written is sent during c2, and returning data is available in c3. Every click is a potential memory operation: if the Emulator kept the memory 100% busy and there were no I/O, it would have available up to 2.4 megawords/s (38 mbits/s) of bandwidth.

The memory system accepts two types of addresses: real or virtual. Real references result in a read or write to the addressed location itself. Virtual references cause the memory system to ignore the low byte of the address and then, using the remaining 16 bits, read or write the Map, located at real address 10000 hex.

For both reference types, when the mem field is set in c2 a write occurs (MDR+) and when set in c3 a read occurs (+MD). If both a read and write are specified in the same click, the original value is returned and then the location is overwritten. Furthermore, if a click specifies a MDR+ or +MD without a corresponding MAR+ then memory is not written and a potential memory Error trap does not occur.

As outlined in section x.xx, the memory system is available in a variety of sizes: real address size from 192K to 768K words and virtual address size from 4 to 16 megawords. This section assumes the maximum of both ranges: 20-bit real addresses and 24-bit virtual addresses.

1.4.1 Real Address References

When the mem bit is true in cycle 1, a real reference is caused. The microcoder specifies a real reference by using the MAR+ macro in c1. The memory address is sent to the Memory Control card on the YH and Y buses. The Y bus can be driven from either the 2901's F bus or A-bypass; hence addresses can be either pre or postmodified. The YH bus, which supplies the high-order address bits, is always driven by the RH register addressed by rB. Furthermore, YH[0-3] are ignored by the memory.

Several important things happen with a MAR \leftarrow : the 2901 is divided such that the high half executes a fixed function, a special "address-overflow" branch is enabled, and an MDR \leftarrow or IBDisp in the next cycle is canceled if the branch is taken. Moreover, if a MAR \leftarrow is executed with YH[4-7] = 0 and the display controller is enabled and actually transferring bits to the monitor, then the click is suspended (See sec. 1.5.6.5).

MAR← Effect: Split 2901

If mem = 1 in c1, the 2901 is divided such that the high half executes with its aS and aF inputs equal to (0,B) and (aF or 3), while the low half executes the aS and aF values given by the microinstruction. This causes the high byte of the ALU output to equal the high byte of the R register addressed by rB (or its complement if aF is in [4..7]). Thus, assuming the Y bus is driven from the F bus, the 20-bit real address is rhB[4-7],,rB[0-7],,F[8-15].

However, if A-bypass is specified, the lowest 16 address bits come from the R register addressed by rA. Hence, the 20-bit real address is rhB[4-7],,rA[0-15].

An outcome of this bipartition is that a carry out from the low half does not propagate into the high half: the high byte of rB remains unchanged after a MAR+ (unless aF is in [4..7]), even if A-bypass is utilized.

The real address modes are illustrated below. In summary, if A-bypass is not used, the upper 12 bits of the memory address (the page address) come from the RH/R pair named by the rB field, while the lower 8 bits (the page displacement) are defined by the desired ALU operation. This feature can be used to combine the real-page number, as read from the Map in the previous cycle, with a displacement into the page.




Figure 8. MAR Address Types

MAR - Effect: pageCross Branch

The second effect of a MAR+ is that it automatically specifies a pageCross branch: 1 is or'd into INIA[10] if the ALU operation results in a carry out from the low half. Thus, although the carry out from the low byte does not propagate into the high byte, as discussed above, it can be detected as a transfer of control. A true pageCross branch can imply that the real address is invalid and that a remapping of the virtual address which originally generated it is necessary. Since pageCross is not or'd into INIA[11], other simple branches can be concurrently specified.

pageCross is defined to be (pageCarry xor aF[2]), where pageCarry is the carry out from the low 2901 byte. The xor has the effect of toggling pageCarry when doing subtraction while pageCross equals pageCarry when doing addition. The aF = (R-S) form of subtraction does not cause pageCarry to be inverted since aF[2] = 0; however, the aF = (R-S) form covers the most common subtraction requirements. See the DMR.

A complication of the MAR \leftarrow automatic pageCross branch is that pageCross can indeed equal 1 if the 2901 executes a logical instead of an arithmetic, function. See the DMR.

MAR← Effect: Cancelation of c2 Functions

The third effect is that if pageCross = 1 during a MAR \leftarrow , then a following MDR \leftarrow , IBDisp, or AlwaysIBDisp in c2 is ignored. This mechanism can be used to prevent writing into the wrong page or dispatching on the next Emulator instruction when the corresponding virtual address should be remapped. This effect increases the need to avoid logic functions during a MAR \leftarrow . See the DMR.

1.4.2 Virtual Address References

When either the fX or fY fields equal Map in cycle 1, a memory reference to the virtual-to-real, page-translation Map is caused. The Map is a table whose first entry is at location 10000 hex, just after the display bank. During a Map reference, the memory system uses the upper 16 bits of the virtual address (14 bits in the case of a 22-bit virtual address) to index into the table. Each entry of the table contains a 12-bit real-page number and four flags pertaining to the virtual page. Currently, a 16K table is used by the Emulator. Figure 10 illustrates the process.

The virtual address is made available to the Memory Control card on the YH and Y buses. The low byte of the Y bus is ignored and, unlike MAR+, there are no ALU side effects. Since the Y bus can be driven from either the 2901's F bus or A-bypass, addresses can be either pre or postmodified:




Figure 9. Map Address Types

For 24-bit virtual references, all of the YH bus is used. However, with early versions of the CP, which assumed a maximum 22-bit virtual address, if either YH[0] or YH[1] are 1, an Error trap resulted.

The following figure shows the format of a Map entry. See the *DMR* for a description of how the referenced, dirty, and present Map flag bits are maintained.

The mem field should not be set in c1 along with a Map+ unless MAR+'s side effects are explicitly desired. Moreover, if YH[4-7] = 0, such clicks will be suspended due to display bank contention.




Figure 10. Virtual to Real Address Mapping




Figure 11. Map Entry Format

1.5 CP Control Architecture

This chapter discusses the algorithms used for controlling the execution of microinstructions and the interface between the IOP and the CP. Figure 12 is a block diagram of the control paths and registers.

As presented in the introduction, cycles are illimitably executed c1, c2, and c3. Every cycle, one microinstruction is decoded and executed while the next is being read from the control store (except in those clicks which have been suspended due to display bank contention). Since a device task does not execute in consecutive clicks, there is hardware to save the microprogram counter of each task while it is not running.

We first look at branching, dispatching, the Link registers, and the Error traps, as they can be described without reference to the tasking structure.

1.5.1 Conditional Branching and Dispatching

Every microinstruction can potentially branch: during each cycle, condition bits specified by the executing microinstruction are or'd into the next instruction's "goto"-address field (INIA) being read from control store. At the end of the cycle, this results in an address (NIA) which is used to read the next microinstruction. If the executing microinstruction does not specify a branch function, then 0 is or'd into INIA and, accordingly, a branch does not occur. When a microinstruction specifies a dispatch function, up-to-four bits are or'd into the INIA field; selecting one of up-to-sixteen target microinstructions. (The maximum of four dispatch bits was chosen in order to minimize the number which must be saved between task switches.)

Thus, all branches and dispatches take two cycles to complete: one cycle to specify the branch and one to read out the target microinstruction. The microinstruction bits required to specify a branch are fS[0-1] = DispBr and the fY field which names the branch or dispatch (Figure 13).

The notation used to specify the branching behavior is as follows: A microinstruction is located in control store at its Instruction Address, IA; the Next Instruction Address, NIA, is the control store address register; and the Intermediate Next Instruction Address, INIA, is the 12-bit "goto" address present in each microinstruction. Every cycle, the hardware *or*'s the condition bits specified by fY (abbreviated DispBr) and together with a Link register specified by fX into INIA, thereby producing the NIA value used for the next cycle:

 $NIA[0.11] \leftarrow INIA[0.11]$ or DispBr[0.3] or Link[0.3].

In the case of dispatches, it is not always necessary for the microcoder to provide target instructions for each possible outcome. Any particular condition bit can be ignored by placing a 1 in its corresponding position in INIA. This method can also be used to cancel unwanted, pending branches. See the DMR.

Figure 13 enumerates the available branches and dispatches. Note that, in some cases, there is more than one way to branch on a particular bit and that any bit on the low half of the X bus can be branched on. The NZeroBr exists so that code can be more readily shared.




Figure 12. CP Control Paths

	source	INIA	
NegBr ZeroBr NZeroBr CarryBr NibCarryBr PgCarryBr XRefBr MesaIntBr XwdDisp XHDisp XLDisp PgCrOvDisp XDisp YDisp YC2npcDisp YIODisp	F[0] F=0 F≠0 Cout[0] Cout[12] Cout[8] X[11] Mint X[9],,X[10] X[4],,X[0] X[8],,X[15] PgCross,,OVR X[12-15] Y[12-15] X[12-13],,c2,,~pc16 Y[12-13],,bp[39],,bp[139]	11 11 11 11 11 11 11 11 [10-11] [10-11] [10-11] [8-11] [8-11]	sign of alu result (not necessarily Y[0]) alu output equal to zero alu output not equal to zero alu carry out alu carry out from low nibble alu carry out from low byte present & referenced Map bit Emulator Interrupt (see 1.5.3) write protect & dirty Map bits X (high) bus X (low) bus pageCross & alu overflow low nibble of X bus low nibble of Y bus X bus, cycle2, inverse of pc16 I/O branches (bp = backplane pin)
IBDisp LnDisp	ibFront Linkn	[4-11] [8-11]	Instruction Buffer Link register (n = 07)

Equivalent names: EtherDisp = YIODisp, XDirtyDisp = XLDisp.

Figure 13. Branches and Dispatches

1.5.2 Instruction Buffer Dispatch

The instruction buffer dispatch, IBDisp, is a special dispatch since more than four bits are or'd into INIA. Consequently, IBDisp can only occur in c1 or c2, and, by convention, it is restricted to c2. See section 1.3.5 for a discussion of the instruction buffer.

Assuming that the instruction buffer is full, IBDisp can cause a 256-way dispatch based on the value of ibFront: NIA[4-7] is set to the high nibble of ibFront and the low nibble of ibFront is *or'd* with INIA[8-11]. (Due to the *or* operation into the low nibble of INIA, simultaneous Link register dispatches are possible.⁶) INIA[0-3] is unaffected by the IBDisp (except by the four IB-Refill trap values); therefore, up-to-twelve 256-way dispatch tables can be concurrently used.

If the buffer is not full (ibPtr \neq full) when an IBDisp is executed, or there is a pending interrupt, then an IB-Refill trap occurs (See 1.5.5.1).

A special version of IBDisp, called AlwaysIBDisp, never IB-Refill traps: AlwaysIBDisp dispatchs on ibFront even if there is a pending interrupt (MInt = 1) or the buffer is not full. It is used in the Emulator refill and jump microcode (sec 1.6.4) to dispatch on ibFront while the buffer is still being filled. AlwaysIBDisp is encoded as fY = IBDisp and $fZ = IBPtr \leftarrow 1$.

If the microinstruction executed before an IBDisp or AlwaysIBDisp causes an IB-Empty Error trap, or it contains a MAR+ and the 2901 computation results in pageCross = 1, then the IB dispatch (or possible IB-Refill trap) does not occur and ibPtr remains unaffected. Since INIA is not modified in this case, control transfers to the first entry of the macroinstruction dispatch table. (Accordingly, Emulator opcode 0 should not be assigned to a macroinstruction.)

1.5.3 MInt Register

The 1-bit MInt register can be used to interrupt the contiguous execution of Emulator macroinstructions. When MInt is set in a antecedent cycle, IBDisp traps instead of dispatches (1.5.5.1). MInt is set with fY = MesaIntRq and cleared with fY = CIrIntErr. (CIrIntErr also resets the EKErr register.) See the DMR for user conventions.

1.5.4 Link Registers

The CP has eight, 4-bit Link registers which can be loaded from the low four bits of the control store address. Generally, these Link registers can be used to hold four bits of state information derived directly from the flow of control. Thus, previously determined state information can be easily recalled by dispatching on a Link register. Moreover, macroinstructions can share common code at various stages of their execution and Link registers can be used for subroutine call and return structures. See the *DMR*.

The Link register addressed by fX is written with the low nibble of NIAX (which equals NIA except during a task switch in c2. see 1.5.6.4). A Link register is written when fX is in [0..7] and NIA[7] = 0: Link[fX] \leftarrow NIAX[8-11].

A Link register is or'd into the low nibble of INIA when fX is in [0..7] and NIA[7] = 1, causing a potential 16-way dispatch. Since the Link register is designated by an fX function, the fY field is free to specify other condition bits which can be or'd into INIA[8-11].

If the preceding microinstruction does not specify a branch or dispatch condition, then the Link register is loaded with a constant. However, if the prior instruction contains a branch or dispatch, the value loaded depends on the outcome of the branch or dispatch. (The low four bits of the IB dispatch value can also be recorded in this way.) See the DMR.

1.5.5 Microcode Traps

There are two general classes of microcode traps: IB-Refill and Error. The former only occurs as the result of IBDisp's; hence between the execution of macroinstructions. There are four IB-Refill trap locations which are a function of ibPtr and MInt. Error traps can occur in any cycle and always trap to location 0 in c1. The Error traps have priority over the IB-Refill traps and cannot be disabled.

1.5.5.1 IB-Refill Traps

If an IBDisp is executed and ibPtr \neq full or MInt = 1, then the ibFront dispatch does not occur and instead an IB-Refill trap is caused. Specifically, ibPtr is unaffected, INIA[4-11] is not modified, and NIA[0-3] is set to the 4-bit quantity 0,,1,,MInt,,ibPtr[1]. The following table summarizes the interpretation of the IB-Refill trap locations. (If an IB-Refill trap occurs and MInt = 0, then ibPtr can not equal full.)

NIA[0-3]	MInt	<u>ibPtr</u>
4	0	empty
5	0	not empty (i.e., byte or word)
6	1	empty or full
7	1	byte or word

AlwaysIBDisp never IB-Refill traps and a MAR+ caused pageCross branch or IB-Empty Error trap cancels a potential IB-Refill trap.

1.5.5.2 Error Traps

Error traps can result when one or more predefined error conditions are detected in the CP or memory. All error traps cause the instruction at microstore location 0 to be executed in c1 by the Emulator or Kernel, depending on the error type. Error traps cannot be disabled.

The EKErr register, read onto X[8-9] with ←ErrnIBnStkp, names the type of error:

EKErr	Type
0	control store parity error
1	Emulator memory error
2	stackPointer overflow or underflow
3	IB-Empty error

If. coincidentally, two or more errors occur at the same time, smaller values of EKErr are reported. The error types are also accumulated until EKErr is reset: the minimum value is reported when EKErr is read. Error traps have priority over the IB-Refill trap. See the *DMR* for example error-handling microcode.

EKErr is reset by the ClrIntErr function which, as a side effect, also resets any pending interrupts.

With early CP modules, an EKErr value of 1 can also imply that a 23- or 24-bit virtual address had been used by the Emulator. In this case, the ErrorLogging register in the Memory Controller is read to determine whether the error is actually a double-bit memory error. Since the Memory Controller can now accept 24-bit virtual addresses, this interpretation of EKErr = 1 is no longer necessary (beginning with CP etch 4, Rev N).

CS Parity Error

If the parity of a microinstruction read by any task is odd, then control is transferred to location 0 at the Kernel task level. Since the Kernel is the highest priority task, no other microcode tasks can execute. The CS-parity-error signal is sampled by the IOP, which can consequently sense a failed control store chip.

If the instruction read from microstore in c1 has bad parity, then the Kernel runs at location 0 in the next c1. If the parity error occurs in c2 or c3, then there is a one click delay before the Kernel executes at location 0 in c1. This intervening click can be executed by any task.

Emulator Memory Error

If the Memory Controller indicates a double-bit memory error in c3 during an \leftarrow MD executed by the Emulator, then a trap to location 0 in c1 occurs at the Emulator task level.

The hardware requires the execution of one additional Emulator click between the c3 which errored and the trap at location 0. Thus, other tasks and an additional Emulator click can intervene between the occurrence of the error and the trap code.

This trap only occurs for memory errors incurred by the Emulator task: device tasks must explicitly utilize the ErrorLogging register in the Memory Controller. Yes, the memory address is lost (as well as the syndrome if other memory reads occurred since the error).

Stack Pointer Overflow or Underflow

If a pop or push is executed with the values of the stackPointer given in the following table, then a trap to location 0 in c1 at the Emulator task level occurs (the stackP is still modified).

The hardware requires the execution of one additional Emulator click before the trap at location 0. Thus, other tasks and an Emulator click can intervene between the occurrence of the error and the trap code.

Multiple pop's and push's can be specified per microinstruction in order to ameliorate the detection of Stack overflow or underflow. For instance, fXpop (i.e., the pop in the fX field), fZpop, and push executed together leave the stackPointer unmodified, yet simulate two pop's with respect to stack underflow detection. fXpop with push checks for stack overflow while not moving the stackPointer, and, likewise, push and fZpop check for underflow. The following table enumerates the cases.

functions	<u>stackP</u>	Trap is	if stackP is
pop	-1	underflow	0
push	+ 1	overflow	15
fXpop, push	0	underflow	0
push, fZpop	0	overflow	15
fXpop, fZpop	-1	underflow	0 or 1
fXpop, fZpop, push	0	underflow	0 or 1

If the Emulator top-of-stack (TOS) element is kept in an R register and the rest of the Stack in the U registers, and it is assumed that TOS can always be stored away into the Stack, then these values imply a maximum stack size of 14 words.

IB-Empty Error

If an \leftarrow ib, \leftarrow ibNA, \leftarrow ibLow, or \leftarrow ibHigh is executed when ibPtr = empty, then an IB-Empty Error trap occurs to location 0 in c1 at the Emulator task level. If the IB-Empty Error occurs in c1, a MDR \leftarrow in the next cycle is canceled. (Furthermore, an IBDisp is ignored, but this fact is of no particular value.)

In normal operation (sec. 1.3.5) the IB is always guaranteed to have enough operand bytes (two) before a macroinstruction begins executing. However, when the macroprogram counter points to the last word of a page, the buffer is intentionally not refilled by the Emulator "refill" microcode and the IB-Empty trap can occur, indicating that control has actually proceeded across a page boundary. See the DMR.

If the IB-Empty error occurs in c1, then control transfers to location 0 in the next Emulator c1. However, if the error occurs in c2 or c3, the hardware requires the execution of one additional Emulator click before the trap at location 0. Consequently, other tasks and an Emulator click can intervene between the occurrence of the IB-Empty error in c2 or c3 and the trap code. In particular, if such a click executed a MDR+ with an address which was a function of an IB value read in the previous c2 or c3, then a random memory location can be written.

The IB is not read during c2 or c3 of a macroinstruction's last click. However, the microcoder must ensure that, immediately following an +ib, +ibNA, +ibLow, or +ibHigh function executed in c2 or c3, there is not a memory write with a MAR+ or Map+ address which is a function of the IB value read in c2 or c3. (This is not checked for by MASS.)

1.5.6 Task Scheduling and Switching

A task is the microcode which supports an IO device or the Emulator. A device task runs whenever the device controller in the Dandelion asserts its "wakeup" request. Since a device task can only run during its pre-allocated clicks, a controller's maximum memory latency and maximum memory bandwidth is an outcome of its preassigned location within the round.

The Emulator and Kernel tasks behave differently than device tasks. The Kernel task is a special task used for communication between the CP and IOP (see 1.5.6.6). The Emulator task has no fixed assigned slot in the round: it executes during a click which a controller has opted not to use. Since devices do not utilize all of the bandwidth implied by the round structure, there is always a minimum number of clicks available to the Emulator.

1.5.6.1 Task Allocation

The CP can control a maximum of 8 tasks. Currently, there are 6 wakeup lines (5 of them on the backplane) which can request microcode service. The eight task numbers are allocated between the devices, Emulator, and Kernel as follows:

- 0 Emulator
- 1 Display or LSEP or MagTape
- 2 Ethernet
- 3 Refresh (Auxiliary)
- 4 Disk (Rigid)
- 5 IOP
- 6 IOP control store read/write address
- 7 Kernel

The Dandelion is configured at boot time so that either the Display, or the LSEP, or the MagTape can use task number 1, but all three can not simultaneously use task 1. Normally, the Display task controls the refreshing of memory, but when the LSEP or MagTape (or other Option board controller) is active instead of the Display, then the Refresh task has this responsibility. Similarly, the Disk task cannot be simultaneously used by both the SA4000 and SA1000. Task 6 is currently not assigned to an actual device: instead it is used by the IOP as an address register when reading or writing the control store (see 1.5.6.7).

1.5.6.2 Click Allocation

There are two types of rounds: a standard 5-click round and an extended 10-click round. The standard round is used with the HSIO-I board (Shugart SA4002 or SA1002 disks) and the extended round with the HSIO-II board (LDC, or LargeDiskController: Trident or Hunter drives). The extended 10-click round is an "even" 5-click round followed by an "odd" 5-click round. In the even rounds, the Ethernet task has claim to click 3, and in the odd rounds the Trident disk controller does.

Click 4 is special because the Display Controller hardware guarantees that memory references to the display bank can never abort in this click. In order to refresh memory and maintain the cursor, the Display and Refresh tasks are assigned to this click. The LSEP also uses this click as its band buffers are located in the Display Bank. Within click 4, the LSEP or MagTape controllers have priority over the Refresh task.

The following tables show the standard and extended rounds:

Standard Round:	Click 0 1 2 3 4	Task Ethernet SAx000 Disk IOP Ethernet Display OR (Refresh OR (LSEP OR MagTape))
Extended Round:	Click 0-0 0-1 0-2 0-3 0-4	Task Ethernet Trident-Hunter Disk IOP Ethernet Display OR (Refresh OR (LSEP OR MagTape))
	1·0 1·1 1·2 1·3 1·4	Ethernet Trident-Hunter Disk IOP Trident-Hunter Disk Display OR (Refresh OR (LSEP OR MagTape))

1.5.6.3 Click Bandwidth Utilization

The following table summarizes the bandwidth available to each device and the percentage which remains for the Emulator when the controller is transferring data. (Pre- and post-data-transfer overhead, which normally utilizes 100% of device clicks, is not included.) Note that the IOP only transfers one byte per click, so its maximum available rate is actually 3.9 mbits/s.

<u>Device</u>	BW allocated (mbits/s)	BW used (mbits/s)	% remaining for Emulator
Ethernet(w/SAx000)	15.6	10.0	36
Ethernet(w/Trident)	11.7	10.0	15
SA4000	7.8	7.14	8.5
SA1000	7.8	4.27	45
LDC (Trident/Hunter)	11.7	9.6	18
Display (microcode)	7.8	1.1	86
IOP	7.8	2.0	26
LSEP-Refresh	7.8	3.7 + 1.1	38
MagTape-Refresh	7.8	.6 + 1.1	78

Even with the Ethernet, SA1000, and IOP concurrently transferring data and the Display microcode refreshing memory, the Emulator still executes 60% of the time.

1.5.6.4 Tasking Hardware

The CP control hardware was designed to hide the details of task switching from the programmer. Since tasks are frequently resumed and suspended by controller wakeup requests, the hardware performs all the necessary start upand stop functions: every click it saves the current task's microprogram counters and pending condition bits and, when it is scheduled to run again, it restores them. Figure 14 illustrates the process, outlined below.

Every c2 the Schedule Prom in the CP, on the basis of the controller wakeups and click number, decides which task (Nt) will run in the next click. Also in c2, the Switch Prom, on the basis of Nt, the currently executing task (Ct), and Wait (x.xx), decides whether to activate the task switching logic (and, if so, sets $Swc2 \leftarrow 1$). A task switch has two parts dealing with the outgoing and incoming microprogram counter and conditions: (1) a restore process and (2) a save process.

(1) The Temporary Program Counter (TPC) array holds the eight 12-bit task microprogram counters. If it is cycle 2 and a task switch is occuring, the TPC, as addressed by the next task number, is the source of the control store address. The next task's first micronstruction is subsequently read in c3 and executed in the following c1. In short, NIA ← TPC[Nt] at the end of c2.

At the same time the next task's microprogram counter is being read from TPC[Nt], the saved condition bits are read out of the Temporary Conditions array, TC, and latched into the TC register. During c3, TC is or'd with the next task's first microinstruction INIA field, which is being read from the microstore. In summary, the saved condition bits are read during c2 from TC[Nt], latched into the TC register, and in c3 or'd with INIA.


(2) The current task's Next Instruction Address (which would have been loaded into NIA if there were no task switch) is latched into the NIAX register at the end of c2 and then saved in the current task's TPC location during c3. In general, every c3, TPC[Nt] + NIAX. (Note that in c3, Nt equals the task currently executing.)

Furthermore, the condition bits of the task currently executing (which would have been or'd into INIA) are latched into the TCX register at the end of c3 and then saved into the TC array in c1. In general, every c1. TC[Nt] \leftarrow TCX. (In c1, Nt actually equals the task which executed in the previous click. The condition bits are saved in c1 because there is not enough time in c3 to write them into a RAM.)

The following table summarizes when the TPC and TC are read and written and the interpretation of Nt:

cycle end of c2	<u>operation</u>	<u>Nt</u>
end of c2	NIA ← TPC[Nt]	next task
c3	TPC[Nt] ← NIAX	current task
end of c3	NIA ← INIA or TC	
end of c3	TCX ← DispBr or Link	
c1	TC[Nt] ← TCX	previous task

The TPC and TC RAMs are written every click (except suspended clicks) even if there is not a pending task switch. Consequently, if the Emulator is suspended because of Display bank interference, it's correct restart address is available in the TPC.



{Emul	lator microcode for above e	example.}			
M1:	Noop,	c1;	(TAL-		
M2:	Noop,	c2;	{Ethernet microcode for above example		e example}
мз:	[] ← ·1, NegBr,	c3;	E1:	Noop	c1;
			E2;	XBus ← 9, XDisp,	c2;
M4:	BRANCH[Pos, Neg],	c1;	E3:	DISP4[disp],	c3:
Pos:	GOTO[ME]	c2;			
Neg:	Noop	c2;			
M5:	Noop	c3;			

Figure 14. Demonstration of Tasking Mechanism:

Where the Emulator task (0) is preempted by the Ethernet task (2) for one click.

This example demonstrates a pending branch across the task switch for the Emulator and shows when the TPC and TC arrays are written and when NIAX is not equal to NIA.

The Save Process refers to the writing of the TPC & TC arrays, while the Restore Process refers to the reading out of TPC & TC.

1.5.6.5 Display Bank Interference

If any task references the dual-ported Display bank (lowest 64K of real memory) and the Display controller is reading the bank, then the task is suspended for the duration of that click; that is, no microinstructions are executed during the suspended click. Click suspension is always in multiples of clicks and the c1-c2-c3 structure is not modified. Device tasks should not reference the Display bank (unless the Display is off).

In particular, the Emulator task is suspended until either it is scheduled for click 4 or the Display controller relinquishes the low bank. This reduces by 60% the Emulator's maximum possible bandwidth into the low bank when the Display is active: from 38.4 to 15.8 mbits/s (1 megaword/s).

Clicks are suspended by the signal Wait which gates off all clocks which can change sensitive state information. In the schematics, such clocks are labeled WaitClock, in contrast with the normal AlwaysClock. Wait is defined

Wait \leftarrow (MAR \leftarrow and YH[4-7] = 0 and Disp-Proc' = 0) or (IOPWait and c1) or (Wait and c2) or (Wait and c3).

When Wait is true, the following registers and RAMs are not written: R, Q, U, RH, stackP, IB[0], IB[1], ibFront, ibPtr, Link, TC, TPC, MInt, pc16', and Errors (Memory, stackPointer, CSParity, IBEmpty). By contrast, the following are unaffected by Wait: MIR, NIA, NIAX, TCX, TC, KernelReq, EKErr, and schedular task states (Nt, Ct, Pt, Swc3).

Since the Microinstruction (MIR) and Next Instruction Address registers' (NIA) clocks are unaffected during suspended cycles, the decoded signals from the MIR can change during an aborted click. However, this does not result in a random sequence of decoded microinstructions: the MIR output in c1, c2, and c3 is equal to the values it would have had if the click were not suspended. This is because the microinstruction loaded into MIR is always defined by an NIA which is unaffected by any invalid states generated during the suspended click: cycle 1's MIR output is defined by the NIA read from the TPC (in c2). cycle 2's by the value of INIA or TC (computed in c3), and cycle 3's by INIA or'd with conditions bits specified in c1 (which are not effected by WaitClock in c1). Furthermore, if the Emulator is suspended for consecutive clicks, the MIR output is the same for each click since NIA is reloaded from the TPC during suspended clicks.

1.5.6.6 Kernel Task

The Kernel task is used for supporting the debugging of the CP (e.g., breakpoints, reading/writing CP registers) and handling the CP-IOP communication while booting (e.g., memory refresh during control store read/write). When the Kernel task is enabled, it executes in all clicks, preempting all device tasks and the Emulator.

The Kernel task runs if there is a CSParityError, IOPWait is true (1.5.6.7), or the microcode function EnterKernel is executed. If EnterKernel is executed in c1, the Kernel runs in the next click. However, if executed in c2 or c3, an Emulator or device click can intervene before the Kernel runs. When the Kernel task is started, the Switch Prom does not cause a task switch; hence, a breakpoint microinstruction can specify an entry point into the Kernel.

The Kernel task request remains active until resct by the ExitKernel function. An ExitKernel is overridden by a pending IOPWait or CSParityError. When ExitKernel is executed in c1, the next click can be executed by another task (depending on which click the ExitKernel is in and the wakeup requests).

1.5.6.7 CP-IOP Interface

The IOP interfaces with the CP as both a standard I/O controller and as a boot loader/debugger. This section deals with the booting interface: the control lines used to load the control store and initialize the tasks' microprogram counters (TPCs).

The following signals are used between the IOP and CP:

SwTAddr	high level causes Nt = IOPTPCHigh[0-2] and NIAX[0-4] = IOPTPCHigh[3-7] and
	NIAX[5-11] = IOPData bus
IOPWait	high level sets Kernel wakeup request and
	WaitClock is suspended
WrTPCHigh	positive edge writes IOPTPCHigh with IOPData bus
WrTPCLow	pulse causes TPC[Nt] ← NIAX
CSWE[n]'	pulse writes a control store byte with IOPData bus
ReadCSEn'	places CS byte, TPC, & TC onto IOPData bus
ReadCS[n]	selects CS, TPC, & TC bits to use with ReadCSEn'

The basic algorithm for reading or writing control store is to first write TPC[6] with the address of the location to be accessed and then read or write data bytes (addressed by CSWE[n]' or ReadCS[n]) while allowing the Kernel to Refresh memory if necessary. Although all of the tasks' TPCs can be initialized, the TC registers cannot be loaded by the IOP.

In general, when reading or writing a TPC location or CS byte, both SwTAddr and IOPWait must be high and the value of Nt (loaded into IOPTPCHigh) must be 6 or 7.

When SwTAddr is true, Nt and NIAX are defined by the IOPTPCHigh register instead of their normal sources. This allows the IOP to address and supply data directly to the TPC RAM.

Setting IOPWait causes the Wait line to be high. Thus, registers clocked by WaitClock cannot be loaded with spurious data while a TPC or CS location is being written. (Moreover, the CSParityError trap cannot occur.) IOPWait also sets the Kernel wakeup request so that the Kernel task runs when IOPWait is removed.

While IOPWait = 1 and Nt = 6 or 7, the Switch Prom causes a continuous task switch; that is, Swc2 is always true and NIA is set to the value of TPC[6] or TPC[7]. In this state, the Kernel microcode does not run and its TPC does not change. However, after writing one byte of control store or one TPC location, it may be necessary to refresh main memory. In this case, IOPWait and SwTaddr are reset and, since the IOPWait caused the Kernel wakeup request to be set, the Kernel begins running at the saved TPC location and executes the required number of Refresh functions or performs a function enumerated by the IOP via the normal I/O interface (e.g., +IOPIData, +IOPStatus).

The following table shows which control store bytes are read or written with ReadCSEn' and CSWE[n]'. Note that when writing the control store the inverse of the data must be supplied on IOPData.

ReadCS	CSWE[n]	IOPData[0-7]
0	a	rA, rB
1	b	aS, aF, aD
2	С	ep, Cin, EnableSU, mem, fS
3	d	fÝ, INIA[0-3]
4	е	fX, INIA[4-7]
5	f	fZ, INIA[8-11]
6		TC, TPC[0-3]
7		TPC[4-11]

1.6 Input/Output Interface

The CP and the high speed devices were mutually designed within one framework and are inexorably bound together: the I/O bus is the same as the CP's main data bus (the X bus), the I/O register control is directly encoded into the microinstruction format, and the devices depend on the preallocated click structure for guaranteed memory latency and bandwidth. This intimate relationship between the devices and the processor exists in order to absolutely minimize the overall system cost. By sharing the ALU among several controllers, overlapping memory accesses with ALU computation, and guaranteeing memory latency, very small IO controllers can be built. This section exists because it is possible to design different disk or display controllers on the HSIO board, new high speed controllers on the Option board, and new Memory systems.

1.6.1 CP-IO Interface

The following signals and buses are used between the CP and a typical device controller, called Dev:

X bus	16-bit data to or from memory or 2901
Y bus	16-bit data from 2901
DevReg'	task wakeup request to CP Schedule Prom
DevCtl+¹	signal from CP to load controller control register from X or Y Bus
DevOData←'	signal from CP to load controller data register from X Bus
←DevStatus¹	signal from CP to place controller status onto X Bus
←DevIData'	signal from CP to place controller data onto X Bus
CirDevRq'	signal from CP to reset controller wakeup request
DevStrobe'	signal from CP for general use by controller
IODisp	CP branch on a controller state
Wait	level from CP to gate off WaitClock

Normal CP-Controller interaction (for input) goes something like: (1) A controller receives a word of data, (2) the controller activates its wakeup request, (3) the controller's task runs in its allocated click, (4) the microcode reads the data from the controller to main memory or 2901, and (5) the controller resets its wakeup request. In general, the wakeup request is either explicitly turned off by the task via CIrDevRq' or is turned off by the controller when it senses a +DevIData', DevOData+', or DevStrobe'. It is explicitly assumed that a controller only causes wakeups when data transfers are pending (or when directed by its task) in order to minimize the impact on the Emulator.

A device's wakeup request must be turned off by the end of the cycle 1 which follows the service click in order to prevent a task from accidentally running again. Since the device's wakeup request must be 2-level synchronized, this implies that the reset-wakeup function must be executed in c1 or c2 for those devices which have a two-click minimum separation.

In general, all controller control registers should be clock'd with WaitClock so that spurious device actions are prevented while writing control store. If a control signal can be used by an Emulator click which could be suspended, it should also be gate'd with WaitClock. Device tasks should not reference the Display bank unless the Display is off.

1.6.2 Controller Latencies

A controller's data buffer size depends on how often the buffer is serviced and what kind of wakeup scheme is employed. There are two basic wakeup strategies: post and prerequesting. In the former case, the wakeup request is raised after the device buffer is available to be read/written by the CP. In prerequesting, the wakeup request is raised before the device buffer is actually available. Only the SAx000 disk uses prerequesting. Where a task must process some of the data and cannot transfer a word per click, then a FIFO is usually used as a buffer (as in the Ethernet). However, when little or none of the data must be examined by the microcode, then a simple register buffer is sufficient (as in the rigid disk controllers and LSEP).

In order to avoid overruns with the postrequesting scheme, the maximum microcode service latency plus the wakeup-request synchronizer delay must be less then the data rate:

$$L_{max} + s_{max} < b/r$$

where b is the number of bits of buffering, r is the data rate of the device (in mbits/s), L_{max} is the maximum latency (in μ seconds), and s_{max} is the synchronizer delay (equal to 2T, where T=.137 μ sec). If the task microcode transfers one word per click, then

$$I_{\text{max}} = 3 \text{dT} + 4 \text{T}$$
 for output, and $I_{\text{max}} = 3 \text{dT} + 3 \text{T}$ for input,

where d is the maximum seperation between device clicks. If the microcode does not always transfer a word per click, then L_{max} is correspondingly greater.

For prerequesting, the wakeup request cannot be made too early, thus the constraint

$$s_{min} + L_{min} - t_{handoff} > 0$$
,

where $t_{handoff}$ is the time for the CP to read the buffer (equal to T) or the controller to read the buffer (about .05 μ sec)). If prerequesting begins p device bit times before the buffer is ready, then

$$s_{min} = 2T - p/r$$
, and $s_{max} = T - p/r$.

Since $L_{min} = 5T$ for output and 4T for input, p must satisfy the following conditions in order for prerequesting to work ($t_{handoff} = 0$ for output):

$$[rT(3d + 6) - b] for output, and $[rT(3d + 5) - b] for input.$$$

1.6.3 IO Controller Design Rules

Since replacement or augmented controllers are being designed for the Dandelion, the following design rules should be followed in order to guarantee correct operation. Figure 15 illustrates the proper application of the CP interface signals.

- (1) CP control signals such as DevReq', DevCtI+', +DevIData', CIrDevRq', and DevStrobe' originate from an SN74S138 decoder and therefore most not be used in an asynchronous way, such as the clock input of a register. These CP signals must be synchronized to the CP clock or gate'd with pAlwaysClk or pWaitClk.
- (2) Controller input buffers must be either an SN74S240 or SN74S374 (or equiv) and the CP control signal which enables them onto the X bus, such as +DevlData' or +DevStatus', must be connected directly to the output enable input without being gate'd in any way.
- (3) If there is more than one output register on the board, the X bus must be buffered with an SN74S241 (or equiv) before routed to the registers. The CP control signals which load the output registers, such as DevOData+' or DevCtl+', can be modified per the constraints of a clock qualifier signal (see (5)).
- (4) The device wakeup request signal, DevReq', must come from an SN74S374 (or S74, or equiv) and must be synchronized by at least 2 such FF's.
- (5) The clock qualifying structure shown in figure 8 must be used: the SO2 is located in the position nearest backplane pins 1-10 and the "qualifier" gates are no further away then the center of the board, their preferred location. Clock qualifier terms should be valid by 94 nanoseconds after the positive (active) edge of AlwaysClk. Clock'd registers should be no more than 10" from their qualifier gate.

pWaitClk must be used for any register which, if spruiously loaded during a control store boot, can activate a device function (e.g., disk write enable). Such registers should also be reset by IOPReset' which is or'd with the power supply on/off reset.




Figure 15. Controller Hardware Demonstrating I/O Rules & CP Interface

1.6.4 Example Microcode

Just as a melody, in order to be heard, requires both notes and intervals, the CP hardware should be viewed in light of its corresponding microcode. The following microcode examples illustrate how and in what time frame certain elementary functions are accomplished. There are seven examples, some simplified: Mesa Emulator Load Local n, Read n, Jump n, Refill, and the Ethernet, Disk, and LSEP inner loops. See the *DMR* for a description of the microcode format.

(1) The Mesa Emulator Load Local 1 (LLl) macroinstruction indexes the local frame pointer and then push's the addressed word from memory onto the Stack. It executes in one click if the indexing operation does not cross a page boundary and in three if a page cross occurs. If the Map flags must be updated (RMapFix), another two clicks are required.

```
MAR \leftarrow Q \leftarrow [rhL, L+1], L1\leftarrowL1.PopDec, push,
                                                                                        c1. opcode[1'b]:
@111:
              STK + TOS, PC + PC+PC16, IBDisp, L2+L2.LL, BRANCH[LLa,LLb,1],
LLn:
                                                                                       c2;
LLa:
              TOS ← MD, push, fZpop, DISPNI[OpTable],
                                                                                        c3;
              Rx ← UvL,
                                                                                        c3;
LLb:
LSMap:
              Noop,
                                                                                        c1;
              Q ← Q - Rx, L2Disp,
Q ← Q and 0FF, RET[LSRtn],
                                                                                        c2;
                                                                                        c3:
LLMap:
              Map ← Q ← [rhMDS, Rx +Q],
                                                                                        c1, at[3,10,LSRtn];
                                                                                        c2:
              Noop,
              Rx ← rhRx ← MD, XRefBr,
                                                                                        c3:
              MAR ← [rhRx, Q + 0], L0+L0.R, BRANCH[RMUD,$],
                                                                                        c1;
              IBDisp, GOTO[LLa],
                                                                                        c2;
              CALL[RMapFix].
                                                                                        c2;
RMUD:
```

(2) The Mesa Emulator Read 1 (R1) macroinstruction indexes the virtual address on the top of Stack and then push's the addressed word from memory onto the Stack. It executes in two clicks. Four are required if the page has been read the first time; that is, the Map flags must be updated.

```
@R1: Map + Q + [rhMDS, TOS + 1], L1+L1.Dec, pop, c1, opcode[101'b]; push, PC + PC + PC16, c2; Rx + rhRx + MD, XRefBr, c3; MAR + [rhRx, Q + 0], L0+L0.R. BRANCH[RMUD,$], c1; IBDisp, GOTO[LLa], c2;
```

(3) The Mesa Emulator Jump 2 (J2) macroinstruction increments the PC by 2 bytecodes and then refills the instruction buffer. It executes in two clicks. Five are required if the jump crosses a page boundary.

```
MAR ← PC ← [rhPC, PC+1], push,
                                                                                        c1,opcode[201'b];
@J2:
              STK + TOS, L2 + L2.Pop0IncrX, Xbus+0, XC2npcDisp, DISP2[jnPNoCross], c2;
              IB ← MD, pop, DISP4[JPtr1Pop0, 2],
                                                                                        c3, at[0,4,jnPNoCross];
inPNoCross:
              Q + 0FF + 1, L0 + L0.JRemap, CANCELBR[UpdatePC, 0F],
                                                                                       c3, at[2,4,jnPNoCross];
jnP1Cross:
JPtr1Pop0:
              MAR ← [rhPC, PC + 1], IBPtr←1, push, GOTO[Jgo],
                                                                                       c1, at[2,10,JPtr1Pop0];
              MAR ← [rhPC, PC + 1], IBPtr←0, push, GOTO[Jgo],
TOS ← STK, AlwaysIBDisp, L0 ← L0.NERefill.Set, DISP2[NoRCross],
                                                                                       c1, at[3,10,JPtr1Pop0];
JPtr0Pop0:
                                                                                       c2:
Jgo:
```

(4) The Mesa Emulator instruction buffer refill code executes in one click if the buffer was not empty and in two if it was. Four to six clicks are required if the refill occurs across a page boundary.

{Buffer Empty Refill. Control goes from NoRCross to RefillNE since RefillE+1 does not contain an IBDisp.} MAR \leftarrow [rhPC, PC], PC \leftarrow PC-1, L0 \leftarrow L0.ERefill, PC \leftarrow PC+1, DISP2[NoRCross], RefillE: c1, at[400]; c2:

{Buffer Not Empty Refill.}

OpTable: {"Noop" location of Instruction Dispatch table}

RefillNE: MAR ← [rhPC, PC + 1], c1, at[500];

AlwaysIBDisp, L0 ← L0.NERefill.Set, DISP2[NoRCross], c2;

NoRCross: IB ← MD, uPCCross ← 0, DISPNI[OpTable], c3, at[0,4,NoRCross]; Q + 0FF + 1, GOTO[UpdatePC], c3, at[2,4,NoRCross]; RCross:

(5) The Ethernet input inner loop transfers one word per click until either a page boundary is crossed (ERead + 2 or ERead + 3), the maximum sized packet has been exceeded (EITooLong), or the controller has signaled an abnormal condition (ERead + 1 or ERead + 3).

{main input loop} MAR ← E ← [rhE, E + 1], EtherDisp, BRANCH[\$,EITooLong], ElnLoop: c1; MDR ← ElData, DISP4[ERead, 0C]. c2: c3, at[0C.10,ERead]; ERead: EE ← EE - 1, ZeroBr, GOTO[EInLoop], E ← uESize, GOTO[EReadEnd]. c3, at[0D.10,ERead]; E + ElData. uETemp2 + EE, GOTO[ERCross].
E + ElData. uETemp2 + EE, L6+L6.ERCrossEnd, GOTO[ERCross], c3, at[0E,10,ERead]; c3, at[0F,10,ERead];

(6) The SAx000 disk write and verify inner loop transfers one word per click until the required number of words have been sent.

```
MAR ← [RHRCnt, RCnt], RCnt ← RCnt + 1,
RAdr ← RAdr-1, ZeroBr. CANCELBR[$, 2],
KOData ← MD, BRANCH[WrtVerLp, FinWrtVer],
WrtVerLp:
                                                                                                                                                               c1, at[0,2,FinWrtVer];
                                                                                                                                                               c2;
                                                                                                                                                               c3:
```

(7) The LSEP output inner loop outputs a band buffer entry from the display bank and then clears the entry. This continues until the required number of words have been transferred, which is detected by aligning the data on a page boundary.

scan: MAR← [displayBase1, rX+0]. CIrDPRq. c1: $MDR \leftarrow rY\{= zero\}, rX \leftarrow rX + 1. PgCarryBr,$ c2; POData - MD. BRANCH[scan, endLine]. c3;

1.6.4 Footnotes

- All of the microcode-related specifications and rules presented in this chapter are validated by the microcode assembler and control-store-allocation program (MASS).
- The writeable control store is expensive: out of the 160 chips total, 70 are microstore chips.

A special version of the CP has been built which has a 16K control store partitioned into four, 4K banks. The 2-bit Bank register can be loaded from NIAX with fZ = Bank+. All non-Emulator tasks are forced to execute from bank 3. Error trap location 0 exists in each bank.

³ Where did this (prime) number come from? All system timing is based on the Display's bit time, 19.59 nS (51.04 MHz, \pm .05%). There are 7 bit times in a cycle and 210 cycles (14 rounds) in one horizontal display line. More precisely, the cycle time is 137.14 \pm .57 nsec.


Alternatively, the cycle time (137) equals the inverse of the fine structure constant: a fundemental dimensionless constant equal to 2π times the square of the electron charge in electrostatic units, divided by the product of the speed of light and Planck's constant $(2\pi e^2/c\hbar)$!


- ⁴ This sequence has been likened to the triple time meter of a waltz!
- ⁵ Because there are so many sources and sinks on the X bus, it has a nonnegligible capacitance: it has been measured at 337 pF!
- The oring of a Link register with the low 4 bits of the IB byte during an IBDisp is not encouraged as this feature will not exist in a future version of the processor.
- ⁷ The 15.8 mbits/s into the display bank is approximated as follows: There are 70 clicks per display scan line and, of these, the Display controller uses 4*11 = 44 clicks for a normal scan line. Furthermore, the display microcode uses 2 clicks for memory refresh. During 808 of the total 897 scan lines, the display controller is actually pumping bits out to the monitor. Thus, the Display controller and microcode use about (808/897)(46/70)(38.4 mbits/s) = 22.6 mbits/s of the bandwidth, leaving 38.4-22.6 = 15.8 mbits/s for the Emulator.

Dandelion Central Processor

2901 Chips	1
Shift Ends, Cin, YBus	2
SU	3
RH, stackP	4
IB	5
XBus: LRotn, ZeroHighX	6
XBus: IB, constants, ErrInt	7
MIR	8
MIR Decoding I	. 9
MIR Decoding II	10
Dispatch/Branch	11
pNIA, pTC	12
TPC, TC, Link	13
Schedule, Switch, & Tasks	14
Error, Emulator, & Kernel Proms	15
Clocks, Wait	16
Control Store A [0-7]	17
Control Store B [8-15]	18
Control Store C [16-23]	19
Control Store D [24-31]	20
Control Store E [32-39]	21
Control Store F [40-47]	22
CS Parity, Line Termination	23
IOP Interface I	24
IOP Interface II - CS Read	25
NetNIA.sil	26
Change History	27
Chip & Function Layout	28
Timing: MAR←, Ybus←	29
Timing: Ybus←, Xbus←, Setups	30
Timing: D-input Setups	31
Timing: R Register Cycle Times	32
Timing: Allowable Xbus Operations	33
Timing: Allowable Ybus Operations	34
Static Loading: X bus	35
Static Loading: Y bus	-36
CPParts-1	37
CPParts-2	. 38

gstamentekan tääkkeitegatiin	PATTER OF STREET, STRE	PAPALIA. ZARRAN KANTATURKA BARAN KANTATA MANARA			Line Street		Service de la company de la co
XEROX	Project		File		Rev		Page
SDD	Dandelion	Contents	LionHead00.sily	Garner	С	10/30/79	0 _







	m12p	n12p	p12p	k5p	
	= GND = VCC	= GND = VCC	= GND = VCC 301, 10	= GND = VCC 3QL, 10	
vcc					

rA D	to G,P = to G,P =	45 30	rA D Cn	to Y = to Y = to Y =	50 nS 32 25
rA	to Cout =	50	aS	to Y = to Y = to Y =	40
D	to Cout =	32	aF		35
Cin	to Cout =	16	aD		25


See Pages 29 to 34 for ALU timing

					70.000.000	Section of the sectio	-
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	2901 chips	LionHead01.sil	Garner	С	10/30/79	01
1						-	-







CIN-pc16 (39)




Also, Cin must be stable 50-25 = 25 nS after rA or rB are stable for register arith. Since this is not the case for rA or rB, register arithmetic timing in bits [8-15] is dependent upon Cin timing and not rA timing.

	XEROX	Project	THE CONTRACT OF THE PROPERTY OF THE CONTRACT O	File	Designer	Rev	Date	Page
	SDD	Dandelion	Shift Ends, Cin, YBus	LionHead02.sil	Garner	С	10/30/79	02
i	C	To the street of the same of t	大学 (大学 大学 大学 大学 大学 大学 大学 大学 大学 (大学 大学 大学 大学 大学 大学 大学 大学 (大学 大学 大	THE PARTY AND DESCRIPTION OF THE PARTY.		L		








							3-0-1-0-1-0-1-0-1-0-1-0-1-0-1-0-1-0-1-0-
XEROX	Project	a delication control of the control	File	Designer	Rev	Date	Page
SDD	Dandelion	RH, stackP	LionHead04.si1	Garner	С	10/30/79	04

↑ to ←ErrIntstackP' \$240 EN' to X-bus


X-bus

34 15 10


59 nS





		and the section of the section of the section of	The same of the Control of the Contr	Transmission of the Control of the C		Dis-Just and the collection		
	XEROX	Project		File	Designer	Rev	Date	Page
1	SDD	Dandelion	IB	LionHead05.sil	Garner	В	10/12/79	05
	7.53		The second secon					




XEROX SIDD Dandelion X Bus: LRotn, RH, ZeroHighX File Designer Rev Date Page LionHead06.sil Garner B 10/10/79 06









IB disable X-bus

33	↑ to XBus+IB'
14	S257 E' to X-bus
<u>10</u>	X-bus
57 nS	

Byte disable X-bus

25 14	† to Nibble' \$257 E' to X-bus
10	X-bus
49 nS	

Nibble disable X-bus

25	1 to Nibble'
15 10	S241 EN' to X-bus X-bus
50 nS	

Xbus \leftarrow Nibble = max(39, 50) nS


9 10 39 nS	S241 data to X-bus X-bus	
25 15 10	to Nibble' \$241 EN' to X-bus X-bus	

Xbus \leftarrow Byte = max(38, 56) nS


50 nS

20 8 10 38 nS	t to fY S257 data to X-bus X-bus
25 21 10 56 nS	t to Nibble' S257 E' to X-bus X-bus


See stackP timings for ErrInt Status




XEROX	Project		File	Designer	Rev		Page
SDD	Dandelion	X Bus: IB, constants, ErrIntstackP	LionHead07.sil	Garner	С	10/30/79	07




	(Total Statistics and the same of the same of	Conscient and the Constitution of the Constitu			
	XEROX	Project		File	Designer	6 i		Page
-	SDD	Dandelion	MIR	LionHead08.sil	Garner	С	10/30/79	08
-	ALL VALUE OF THE PARTY OF THE P		AND THE RESIDENCE OF THE PARTY	CONTRACTOR AND ADDRESS OF THE PARTY OF THE P	CONTRACTOR OF THE WARRANT CONTRACTOR AND		Name and Address of the Owner, where the Party of the Owner, where the Party of the Owner, where the Owner, which is the Owner, which	Anner




		MICHEL TRANSPORT STREET STREET, STREET						
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	MIR Decoding I	LionHead09.sil	Garner	В	10/12/79	09
-	A STATE OF THE PARTY OF THE PAR	The state of the s		Par to the second				1200






15.2 (20) 10 15.3 (20) 9 1Z.0 (20) 11 Nibble' (25)	\ -/	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
---	------	--


Ì	XEROX	Project	A TOTAL PARTICULAR DE COMPANIO A LONG ANNO ANTICOLOGICA (LA CALCACIÓN ANTICOLOGICA DE CONTRACTOR DE	File	Designer	Rev	Date	Page
-	SDD	Dandelion	MIR Decoding II	LionHead10.sil	Garner	С	10/30/79	10
1	The state of the		A NEW TRANSMICK OF THE WASTERN FROM A SECTION OF A SECTION OF THE WASTERN SECTION OF THE PROPERTY OF THE WASTERN SECTION OF THE WASTERN S	NAME AND ADDRESS OF THE PARTY O	LAU SACCARE MANAGEMENT BROKERS PROPERTY OF THE SACCARE STATE		MINISTRATION TO THE STREET	PORTOTE-RESERVED AN




					Total Williams	Control of the local division in the local d	
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Dispatch/Branch	LionHead11.sil	Garner	С	10/30/79	11




		Project	AND THE PROPERTY OF THE PROPER	File	Designation	Day	Date	Dece
i	XEROX	,	3 77 4 773 67 773 4 4 4 3	rne	Designer	Kev	Date	Page
	SDD	Dandelion	pNIA, pTC (Branching)	LionHead12.sil	Garner	C	10/30/79	12
į	was any and a second se				1			L



File Project Designer Rev Date Page **XEROX** TPC, TC, & Link Dandelion SDD LionHead13.sil B 10/10/79 13 Garner






_	Nt (Prom)	Nt	Ct	Pt
c1 c2 c3	3-S Next	Previous Next Current	Current Current Next	Previous Previous Current

		† to Kreq' F93453 addr to Nt F93427 addr to Swc2 25S09 SB setup 133 nS	
		↑ to SwTAddr F93453 CS' to Nt F93427 addr to Swc2 25S09 SB setup 101 nS	
45 10	[2]	↑ to Nt←Pt S241 EN to Nt F93427 addr to Swc2 25S09 SB setup 01 nS	

Swc2 timing = max(133, 101, 101)

			THE RESIDENCE OF THE PROPERTY	· ************************************	THE PROPERTY OF THE PROPERTY AND ADDRESS OF THE PROPERTY OF TH	2-4mm		-
ì	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Schedule, Switch, & Tasks	LionHead14.sil	Garner	В	10/10/79	14
-			Andrew two was an annual section of the section of					的产生生



CSIntProm/KernPC16 timing

† to ClrIntErr* 93427 addr to pMI S374 setup 34 45

5[1]

84[1] = 85 nS


StackVirtProm/ErrorProm timing

39 55 5[1] † to YH.0 93453 addr to pVE


S374 setup

89[1] = 90 nS

KernPC16Prom-B



- 1	CONTRACTOR STREET	THE RESERVE AND PARTY OF THE PA	THE CONTRACTOR OF THE PARTY OF	THE PERSON NAMED AND ADDRESS OF THE PERSON				
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Error, Emulator, & Kernel Proms	LionHead15.sit	Garner	В	10/12/79	15
ļ				The second secon				



3

5

10 C

8

9 C

b

. WriteTPC' (991, 138)

WritelB

(94t, 133)

S51

S260

c13a


Cycle3 (37)

IB←' (34) Wait (61) ppCLK (90r, 129)


WrTPCLow

GND GND


191 WrTPCLow'




	variable and the second					Transaction of the Control		Terrent and a second
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Clocks, Wait	LionHead16.sil	Garner	В	10/10/79	16
į			AND COMPANY OF THE PROPERTY OF			-		2063




,	produce committee mark	THE PROPERTY OF STREET	CONTRACTOR OF THE CONTRACTOR O	COLUMN DESTRUCTION DE SERVICION DE LA COMPANSA DE COMP		-	Sentential control and the sentential senten	
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Control Store Λ [0-7]	LionHead17.sil	Garner	В	10/10/79	17
		and the second						



gravarya madawa da e 7 mm pe	**************************************	Denominas sainas at nas reculturas completas completas participas completas completas en completa completa completa de completa c	PROPERTY AND REPORT OF THE PROPERTY OF THE PRO	The state of the s	Charles and Charles		
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store B [8-15]	LionHead18.sil	Garner -	В	10/10/79	18
	N. Z. Z. J.		CONTRACTOR OF THE PARTY OF THE				



٠.) in the control of t	The section of the se	-	The state of the s	-
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Control Store C [16-23]	LionHead19.sil	Garner	В	10/10/79	19
1			Control of the contro	Processing the second		-		ACCEPTA



		THE PROPERTY AND PARTY OF THE P	PARTIES CONTRACTOR (DVZ-COMPARTIES CONTRACTOR PROPERTY (CONTRACTOR PARTIES CONTRACTOR (CONTRACTOR CONTRACTOR C	AND DESCRIPTION OF THE PROPERTY OF THE PROPERT		7	Zanaran Santana and Santana	-
Į	VEDOV	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Control Store D [24-31]	LionHead20.sil	Garner	В	10/10/79	20
		The state of the s	A CONTROL OF THE PROPERTY OF T	Checking the Contraction of the				ZHE WE







					Table 14 PM That Sent the Parket In the Park			No. of Street,
	XEROX	Project		File	Designer	Rev		Page
	SDD	Dandeliön	Control Store E [32-39]	LionHead21.sil	Garner	В	10/10/79	21
1	CHANGE THE PARTY	THE PERSON				<u> </u>	PERMIT	ACT STEERED



	THE RESERVE OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN	TO A STREET OF THE PARTY OF THE	THE RESERVED AND THE PROPERTY OF THE PROPERTY		DANGE BUT DEPARTMENT OF THE PARTY OF THE PAR	-		-
	XEROX	Project		Iřile	Designer	Rev	Date	Page
	XEROX		0 10 510 173		Ü			_
-	SDD	Dandelion	Control Store F [40-47]	LionHead22.sil	Garner ·	В	10/10/79	22
			A COMPANY OF THE PARTY OF THE P			1	NAC - SAN TANKE AND ASSAULT	SALES AND AND ADDRESS OF THE PARTY OF THE PA
1	The state of the s	Water Street		The second secon		***************************************	中田田田田門子城門文部縣於	Carlo Andread




CS NIA Line Matching




See NetNIA.sil for defintion of NetNIA nets, P12 is shown grounded so the trace will not be cut.

Programmatic Control Art. Officer.	The Particular Particular States and				76.7464# 3 79##		
XEROX	Project	-	File	Designer			Page
SDD	Dandelion	CS Parity	LionHead23.sil	Garner	В	10/10/79	23
DESCRIPTION OF THE PARTY OF THE	THE PERSON NAMED IN		17776877778				




XEROX	Project	THE PART OF THE PA	File	Designer	Rev	Date	Page
SDD	Dandelion	Tasks, IOP TPC-TC Control	LionHead24.sil	Garner	В	10/10/79	24
					.		A TOTAL





			A PROPERTY OF STREET,	THE RESERVE AND ADDRESS OF THE PERSON NAMED AND ADDRESS OF THE	-	CHARLES STATE SHAPE STATE OF THE STATE OF TH	
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	CS Read	LionHead25.sil	Garner	В	10/10/79	25
					rorain.		J-2050

This diagram defines the NetNIA.wl wirelist. This list should be wired before LionHead.wl. Except for the first entry in each not, each node should be welded off center and towards the closest edge of the board



Just cut the ground connection (which is really a NetNIA line), the LionHead wire list will cut the VCC connection. (The LionHead wire list should not try to cut the GND again, since it will have been connected to NetNIA.11')





			1
NetNIA.0' NetNIA.1' NetNIA.2' NetNIA.3' NetNIA.4' NetNIA.5' NetNIA.6' NetNIA.6' NetNIA.8' NetNIA.8' NetNIA.9' NetNIA.9' NetNIA.10'	A11 A10 A9 A8 A7 A6 A5 A4 A3 A2	DO	-u
NetNIA.4'		- 1	
NetNIA.5'			
NetNIA.6'		Δ.	
NetNIA.7'		טט	-4
NetNIA.8'			
NetNIA.9'			
NetNIA.10'			
NetNIA.11'	A1		
	AO		
12.			12147
No.	WE'		h4
, 8-	CS'		
			•

A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1	DO	- M
WE.		12147 h3
	A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 DIN	A10 A9 A7 A6 A5 DO A4 A3 A2 A1 A0 DIN WE'

			ł
NetNIA.O'	A11		
NetNIA.1'	A10		
NetNIA.2'	A 10		
NetNIA.3'			
NetNIA.4'	A8		
NetNIA.5'	A7		
NetNIA.6'	A6	-	_
NetNIA.7'	A5	DO	~a
NetNIA.8'	A4		-
NetNIA.9'	A3		
NetNIA.10'	A2		
NetNIA.11'	A1		
	ΑO		
10-	DIN		12147
₽-	WE'		h2
B-	CS'		

			ì
NetNIA.0'	1		
NetNIA.1'	A11		
NetNIA.2'	A10		
NetNIA.3'	A9		
NetNIA.4'	- A8		
NetNIA.5'	A7		
NetNIA.6'	A6		
NetNIA.7'	A5	DO	
NetNIA.8'	A4		
NetNIA.9'	- A3		
NetNIA.10'	A2		
NetNIA.11'	A1		
	AO.		
	DIN		12147
,	WE'		h1
ı	CS'		l

	Project	Pade Commercia de Misser Maria (Maria de Maria d	File	Designer	Rev		Page
SDD	Dandelion	NetNIA circuits	LionHead26.sily	Garner	Α	8/11/79	26
l	CONTRACTOR OF THE PROPERTY OF THE PARTY OF T		1804 Martin Carrier State Carrier Carrier State Carrier St	AND THE RESIDENCE OF THE PROPERTY OF THE PROPE			-

Rev A to Rev B (9 Oct 79)

- 1. Added timing into to all pages. Divided page 14 Into 14 and 15, renumbering original 15-25.


 Page 2: a. 1K pullup pack changed to 22-330 resistor pullup/pulldown. Ground to P8.
 b. 809 changed to 803. Bits Into Q ends inverted now. CIN-SE-wrSU' and pc16' necessary for CIN-SE.

 Page 4: a. stackP read (instead of NstackP) onto X-bus (alllows stackP in arithmetic operations).
 - b. RH[0-3] moved to d17.
- Page 5: a. IBProm changed: SellBO' and SellB1' are now used to immediately select either IB[0] or IB[1].


 IB-' input removed and replaced with EKErrc2 (to cancel GoodIBDispc2, instead of at the pNIA S64's. Interchanged IBPtr.O and IBPtr.1, deleted IBPtr.1'.
- Page 6: a. Changed pin4 of f19 from Y.4 to Y.3
 - b. Interchanged IZ.3 and IZ.2 on 25S10's
- Page 7: a. Changed Errint Status to ErriBPtr, i.e. subsituted iBPtr.0 for Mosaint' and iBPtr.1 for CSParErr'.
- a. Changed mem from pin 14 to pin 113.
 - b. Moved CIN-SE-wrSU from c9 to b9, creating CIN-SE-wrSU'. paF.0 took CIN's place. aD.0 was moved to aD.1, and aD. I to aF.0
- c. Changed MAR← to MAR←', discontected MAR← from backplane.
 Page 9: a. On b11(fZNorm), changed AlwaysNi' to IBPtr←0'; fS.2 to fS.2'; and moved all outputs up one position.
- Page 10: a. Added S04 invertor for ab.0', moved RH- to page 16.
 b. Changed S20's to S08 + S10's, opening up an S10 for use.
 Page 11: a. Replaced Cyclo1 test with CSParErr and NibCarry test with Mesalnt.
- Page 12: a. at pNIA[0-3] changed pin 6 from GND to HIGH (to distinquish no Interrupt, empty buffer from error trap at 0) b. Rearranged pNIA[8-11] S64 inputs: EKErrc2 should have zeroed the dispatch/branch bits also.
- Page 13: a. Moved Link.3' connection to pullup pack since it is now 220-330 Pullup-down. b. Changed NIA's SB inputs from Swc3 to Swc2.
- Page 14: a. Enlarged Schedule Prom, adding RefReq' input. Pullup connections to requests from Options board.
 - b. Changed all inputs to SwitchProm (see programs).
- Page 15: a. MemCSErrProm renamed CSIntProm since MemErr moved out to S08 and MesaInt moved in.
 - b. StackVirtErrProm renamed StackVirtProm, ClrIntErr' input not needed.
 - c. ErrorProm inputs changed: Nt = Emu to Ct = Emu.
- d. KEProm renamed KernPC16Prom since Mesalnt moved out. KernReq' an input now.
- Page 16: a. WritelB qualifier changed from S08 to S260 with ppCLK--reduced IB's large hold time.
 - b. WrTPCLow inverted, RH- moved here.
 - c. Detection of Low bank changed to \$260 (freeing up and \$02 and \$08).
- Page 25: a. LS251 inputs rearranged so read data is identical to write data format.

	01	20	30	40	50 150	51	60	70	80	90 10 20
	2	b	c	d		0	f	, m	h	i
	a 				1 1	C	ı	g 	h	1
(S02 [™] pCLK(2),PI,	\$257 O, Byte	25\$10 LBotn.0	25\$10 Lflotn.1		25\$10	25S10	LS377 Tasks	F93427 SchedProm	LS241 CS-IOP Recv
				-		LRotn.2	LRotn.3		-	
18	\$138 100ut	S138 IOIn	S241 Zero on X	S241 RH on Xhigh		S241 Nibble, Pt	\$257 ibLow, ibHigh	HM7649 IBProm	F93453 ErrorProm	F93427 SwProm
			F93453							SWProm S374 [@]
17	S138 IOOut	\$138 IOIn	F93453 StackVirtErr	AM29701 RH[0-3]		S240 Errint,	\$257 O, ibHigh	\$373 IB[1]	S374 WaitClks	S374 SAIwaysCiks
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					stackP			vanoms	
16		LS283 NstackP	25S09 stackP	S260 ProcLow, WrlB		AM29701 BH[4-7]	LS377 IBFront	\$373 IB[0]		F93453 Kpc16Pro
	600	2500	E02400		1 1	F00400	500400	0074	50046	
15	S00 Map,Nib', pMAR',X+0	25\$09 SUAddrHigh	F93422 SU[0-3]	F93422 SU[4-7]		F93422 SU[8-11]	F93422 SU[12-15]	S374 AlwaysClk	F9342 CSIntPro	1
14	S138	25809	S04 @	S00		Γ _{k5}		\$253	\$03	LS374
. 1	fYNorm(Req)	SUAddrLow	Mar+,RH+,c3 wrTPC,aD.0,	, WrSU,WrLink, WrTC,WrRH		L		R Ends	Q Ends, CIN-SE	IOPTPCHigi
13	\$138 fYNorm	\$08 pa\$h0,8yte, fZHigh,MemE	S51 WriteTPC', Err Waitc1'	S04 AlwysClk(3), WaitClk,C1,c2		IDM2901A [12-15]	1	S182 LookAhead	220-330 Resistors	LS241 IOPTPCLow
		- Tr			1 1		e = = =			
เว	s	138	m12 DM2901A-1	1		'n12 IDM290	1	p12	M2901A-1	, "
12	1	rx I	[0-3]	1		[4-7]			3-11]	ı
						<u>L</u>		J L .		J
11	\$10	S138	\$32	S10 @		S151	\$151	S 64	S64	\$64
•	XBus+IB, LRotn,XByte	, fZNorm	EnDispBr	pTC.3,Wait,		DispBr.3A	DispBr.2	8.AINq	pNIA.9	pNIA.10
	S00	25809	\$374	S00]	\$151	\$258	LS158	LS15	s S64
	sh,Cin~16,	aSh,aFh	rB,aSl,aSh	pTC.0,1,2,		DispBr.3B	DispBr.01	pNIA[4-7]	pNIA[0	
	pop,push			Carry			L	1		
9	\$374	\$175	S374	\$374		AM29700	\$374	AM29701	\$374	25\$09
	fX, fZ	Cin',fY.0,fS	Misc,fY,fS	rA,aD,aFI		Link	TC, CSPar	TC	NIAX[8-11]	-1
	100	a 251	93\$48	c 93S48		LS241	e 93S48	935	9	h 18 ohm
8							ł		1	
	IOP	Bus.O p	CSPar.0	pCSPar.1		CSIn	pCSPar.	2 pCSF	ear.3	resistors
	i2147L	15054	1 10054	10054		10064	Least	10054	10054	05000
7	12147L pfZ.0	LS251 IOPBus.1	LS251 IOPBus.2	LS251 IOPBus.3		LS251 IOPBus.4	LS251 IOPBus.5	LS251 IOPBus.6	LS251 IOPBus.7	25S09 NIA[0-3]
	12147L	i2147L	i2147L			12147L				
6	pfX.O	pfZ.1	pfZ.2	i2147L pfZ.3		12147L INIA.8	i2147L INIA.9	12147L INIA.10	12147L INIA.11	25\$09 NIA[4-7]
							<u> </u>			
5		i2147L	i2147L	12147L		12147L	12147L	12147L	1214	i
		pfX.1	pfX.2	pfX.3		INIA.4	INIA.5	INIA.6	INIA.	′
4	12147L	i2147L	i2147L	12147L		i2147L	12147L	12147L	i2147L	\$374
	pfY.O	pfY.1	pfY.2	pfY.3		INIA.O	INIA.1	INIA.2	INIA.3	NIAX[0-7]
3	i2147L	i2147L	i2147L	12147L		12147L	12147L	12147L	i2147L	AM29701
	pEP	pCIN-SE-WrS	pEnSU	pmem		pfS.0	pfS.1	pfS.2	pfS.3	TPC[8-11]
2	i2147L	i2147L	i2147L	12147L		i2147L	i2147L	i2147L	i2147L	AM29701
	paS.O	paS.1	paS.2	paF.O]	paF.1	pa F.2	paD.O	paD.1	TPC[0-3]
1	i2147L	i2147L	i2147L	I2147L		12147L	12147L	12147L	12147L	AM29701
ند	prA.O	prA.1	prA.2	prA.3		prB.O	prB.1	prB.2	prB.3	TPC[4-7]
	a	b	С	d	•	e	f	g	h	i
or Or	IP ient.		I/O Connecto	or Area (Te	op)	IVO	O Connector A		om)	
VI	ROX Proje	THE WORLD STREET	in angus de la company de la c	CHARLES THE CHARLES THE CONTRACT CONTRA	16 424 (16 17)	File	Market State and	igner	-بويسلس	ate
	MON!	•	p & Function	Layout		LionHo	1	arner	С	10/30/79
			-	-		LIMMIN	muzu.siiy 🕍 📞	minel		10/30//7

YH,,Y Bus MAR+ timing: For high-half ALU, operation is 0 or B.



Y bus Arith timing: Ripple carry is used in low holf of ALU, and lookahead in high half.



,	CHIER THROUGHOUSE N. T. ADMIN.	THE TAXABLE PROPERTY OF THE PERSON NAMED IN	THE MICH WHICH IN THE PROPERTY AND ADDRESS OF THE PROPERTY OF	AMERICAN STRUCTURE THE PARTY AND THE PERSON NAMED IN	THE PARTY OF THE P	Contraction of the		COM-STREET, STREET, ST
	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	Timing: MAR←, Ybus←	LionHead29.sily	Garner	С	10/30/79	29
1		CONTRACTOR OF THE PROPERTY OF	de Transporter a la composition de la composition della composition de la composition della compositio					

Y has Logic Timing:

Xbus Logic	x	X bus
Ybus ← Xbus .or. 0	32 10	D -> Y Ybus
	(42 + x)	nS n

A pass around (aD=2):
Ybus
$$\leftarrow \Lambda$$

$$17[3] \quad t \rightarrow r\Lambda$$

$$40 \quad rA \rightarrow Y \text{ (via A bypass)}$$

$$17[3] \quad f \rightarrow r\Lambda$$

$$10 \quad Ybus$$

$$67[3] = 69 \quad nS$$

X hus Source timing:

External Register Write Setups:

SU Write Setup (SU ← Ybus):	5[1] 39	F93422 data setup (from beginning of write pulse) WE pulse width
	44[1]	= 45 nS

RH Write Setup (RH & Xbus):	20[1] = 21 nS	Am29700 data setup (from end of write pulse)
Till Willo Settly (Till Trods).	· F - 3	

IB Write Setup (IB ← Xbus):	36 nS	(see p. 5)
-----------------------------	-------	------------

data setup for LS374/LS273 = $20[2]$ = 22	IOOut Write Setup (IOOut ← Xbus):	equals setup time of receiving reg. data setup for LS374/LS273 = 20[2] = 22	2 nS
---	------------------------------------	--	------

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion Timing: Ybus ←, Xbus←, Setups	LionHead30.sily		С	10/30/79	30	

	Dispatch/Branch Condition Bits Setup:	7[1] \$151/\$258 in -> DlspBr 5 DlspBr -> pTC 6[1] pTC -> pNIA 5[1] 25509/\$374 setup 23[3] = 26 nS	
	D-input Setup Times:	notel - 20 no	
	Logic B ← Xbus .or. 0 B ← Xbus .xor. A	40 nS	
,	Logic & Branch B ← Xbus .xor. A, ZeroBr	32 D->F.O, F=0 26 DispBr setup 58 nS	
	Logic & YDisp B ← Xbus .xor. A, YDisp	32 D->Y 10 Ybus 26 DispBr setup 68 nS	
	Logic & Shifting B ← Xbus .or. Λ, LShift1	35 D->R.3 16 RAM3 setup 50 nS	
	Logic & Rotating B ← Xbus .or. A, LRot1	35 D-> R.15 9[1] S253 in to R.0 15 RAMO setup 59[1] = 60 nS	
		Xbus[0-7] Xbus[8-11]	Xbus[12-15]
	Register Arithmetic B ← Xbus + A	30 D > G,P 7[2] G,P -> Cin.3, Cin.7 35 Cin setup 35 D -> Cout[12-15] Cin.11 setup 65 nS	40 nS (Logic setup)
	Register Arithmetic & ZeroBr B + Xbus + A, ZeroBr	30 D->G,P 7[2] G,P->Cin.3, Cin.7 30 Cin->F=0 30 Cin->F=0 26 DispBr setup 26 DispBr setup 93[2] = 95 nS max(95, 86, 58)	58 nS (Loglc&Branch)
	Register Arithmetic & NegBr B ← Xbus + A, NegBr	22 Cin -> F.0 = 95-8 = 87 nS	
	Register Arithmetic & OvBr B ← Xbus + A, OvBr	25 Cin -> Ovr = 95-5 = 90 nS	
	Register Arith & CarryBr, PgCarryBr B ← Xbus + A, CarryBr	30 D→G,P 11[2] G,P→G',P' 5 S00 in→Carry 26 DispBr setup 72[2] = 74 nS (CarryBr) 30 D→G,P 7[2] G,P→PgCarry 26 DispBr setup 63[2] = 65 nS (PgCarry	ryBr)
٠.	Arithmetic & YDisp B ← Xbus + A, YDisp	Timing for X[0-7] does not affect YDisp	68 nS (Logic&YDisp)
	Arithmetic & Shifting B ← Xbus + A, RShift1	30 D -> G,P 7[2] G,P -> Cin.3, Cin.7 35 Cin -> R.3 15 RAM3 setup 87[2] = 89 nS	50 nS (Logic&Shifting)
·	Arithmetic & Rotating B ← Xbus + A, RRot1	89 + 10 = 99 nS 80 + 10 = 90 nS	60 nS (Logic&Rotating)
XEROX SDD	Project Dandelion Timing: D-input Setups	LionHead31.sily Designer Carner	Rev Date Page C 10/30/79 31

R Register Cycle Times (Times for branching use ZeroBr, slowest of the branches)

Register Logic B ← A .and. B	17[3] t > rA 60 rA setup 77[3] = 79 nS
Register Logic & Branch B ← A .xor. B, ZeroBr,	17[3] t->rA 55 rA->F=0 26 DispBr setup 98[3] = 101 nS
Register Logic & YDisp B ← A.xor. B, YDisp,	78 Ybus ← Λ.xor. B (see p.30) 26 DispBr setup 104 nS
A Bypass & YDisp [] ← Λ, YDisp	69 Ybus ← A (see p.30) 26 DispBr setup 95 nS
Register Logic & Shifting B ← A .or. B, LShiftI	17[3] t->rA 55 rA->R.3 15 RAM3 setup 87[3] = 90 nS
Register Logic & Rotating B ← A .or. B, LRot1	17[3] t->rA 55 rA->R.3 9[1] S253 in to R.0 15 RAMO setup 96[4] = 100 nS

	•				
	bits[0-7]	bits[8-11]	bits[12-15]		
Register Arithmetic $B \leftarrow A + B$	17[3] t -> rA 45 rA -> G,P 7[2] G,P -> Cln.3, Cln.7 35 Cin setup 104[5] = 109 nS	17[3]	79 nS (Reg Logic)		
Register Arithmetic & Branch B ← A + B, ZeroBr	17[3] t-> rA 45 rA -> G,P 7[2] G,P -> Cln.3, Cin.7 30 Cin -> F = 0 26 DispBr setup 127[5] = 132 nS	17[3] t-> rA 30 rA -> Cout[12-15] 30 Cin-> F = 0 26 DispBr setup 103[3] = 106 nS	101 nS (Logic&Branch)		
Arithmetic & YDisp B ← A + B, YDisp	Timing for X[0·7] does not affec	et YDisp	104 nS (Logic&YDisp)		
Arithmetic & Shifting B ← A + B, RShift1	17[3]	17[3] †-> rA 30 rA -> Cout[12-15] 35 Cin -> R.3 15 RAM3 setup 97[3] = 100 nS	90 nS (Logle&Shifting)		
Arithmetic & Rotating B ← A + B, RRot1	112 + 10 = 122 nS	100 + 10 = 110 nS	100 nS (Logic&Rotating)		

XEROX	Project	A CHECK STATE OF THE CONTROL OF THE	File	Designer	Rev		Page
SDD	Dandelion	Timing: R Register Cycle	LionHead32.sily	Garner	С	10/30/79	32

			-	and the second s	1.1.1140.W.V	K PAPE HARMAN	1 LT 88 40/07 76-0 7	BBBJU WAY	X	Source	THE PROPERTY PROPERTY AND ADDRESS OF THE PARTY	The state of the s	LADO PERMITENDA DE CONTRACTOR	CONTRACTOR CONTRACTOR CONTRACTOR
		D	Ja J S G, Wilheld v 2003	*	~ 212 EV******	*	*	*	zero	THE STATE OF THE PROPERTY OF THE PERSON OF T	P-L-SK-WEIGHERY (B.F.) "SHI	SECULAR DESCRIPTION AND AND AND AND AND AND AND AND AND AN	A .or. B)	$(\Lambda + B)$
	ikin temperatura kerangan perumpan kerangan kerangan kerangan kerangan kerangan kerangan kerangan kerangan ker Kerangan perumpan kerangan ke	etup	SU	RH	MD	Nibble	Byte	IB	[0-7]	A LRotn	10In	ErrIBStkP	LRotn	LRotn
	χ		75	64	97	50	56	64	55	91	63	59	102	"
toronione	max (59, X ←)		75	64	97	59	59	64	59	91	63	59	102	131 127 111
	B←X ,or. A	40	115	104	137	99	99	104	99	131	103	99		
	B←X .or. A, ZeroBr	58	133	122	155	117	117	122	117	149	121	117		
	[]←X ,or.A, YDisp	68	143	132	165	127	127	132	127	159	131	127	·	
	B←X .or. A, LShift1	50	12.5	114	1-17	109	109	1.14	109		113	109		
	B¢X .or. A, LRotl	5 9	134	123	156	118	118	1.23	118		122	1.18		
4	MAR ←X .or. A	78	153	142		137	137	142	137		141	137		
	MDR ←X .or. A	45	120	109		104	104	109	104		108	104		
	SU←X .or. Λ	87	_	151	184	146	146	151	146		150	146		
	IOYOut∈X .or, A	64	139	128	161	123	123	128	123		127	123		
	IOYOut←X .or. A	48	123	112	145	107	107	112	107		111	107		<u></u>
	B ← X + A	74 65 40		133 129 104	171 162 137	133 124 99	133 124 99	133 129 101	133 	165 156 131	137 128 103	133 124 99	Mariana Maria de La Arte Articologia.	
	B←X + A, ZeroBr	95	170	154	192	154	154	.154	15-1	186	158	154		
X	B+X + A, NegBr	87	162	151	184	146	146	151	146	178	150	146		
0	B+X + A,PgCarryBr	65	140	129	162	124	124	1.29		156	128	124		
р	B←X + A, CarryBr	74	149	133	171	133	133	133	133	165	137	133		
e r	B+X + A, YDisp	a :	143	132	165	127	127	132		159	13.1	127		
a t i	B←X + A, RShift1	80	164 155 125	148 143 114	186 177 147	148 139 109	148 139 109	144 144 114	148 -		152 143 113	148 139 109		
0 n	B←X + A, RRot1	99 90 60		158 154 124	196 187 157	158 149 119	158 149 119	158 154 124	158		162 153 123	158 149 119		
	MAR←X + A	78	153	142		137	.137	142	1.37		141	137		
	MDR+X + A		152 144 120	136 134 109		136 129 104	136 129 104	136 134 109	136		135 133 108	136 129 104		
	SU←X + Λ	119 112 87		178 176 151 155	216 209 184 193	178 171 1 <u>16</u>	178 171 146 155	178 176 151	178		182 174 150	178 171 146		
	IOYOut+X + A LS374	96 89 64		153 153 128 L39	186 161 177	155 148 123 139	148 123 139	155 153 128 139	155 - - 139		159 152 127	155 148 123 139		
	IOYOut←X + A S374	80 73 48	148 123	137 112	170 145	132 107	132 107	137 112	-		143 136 111	132 107		
	[] ← X, XDisp	26	101	90	123	85	85	90	85	117	89	85	128	157 153 137
	RH ← X	21	96		118	80	80	85	80	112	84	80	123	152 148 132 167
	IB ← X	36	111	100	133	95	95	100	95	127	99	95	138	163 147
	IOXOut←X (LS374)	22	97	84	117	79	79	84	79	111	83	79	122	151 147 131
	IOXOut←X (S374)	6	81	70	103	65	65	70	65	97	69	65	108	137 131 117

The 3 numbers for arithmetic operations correspond to bits[0-7], bits[8-11], & bits[12-15], respectively.

XEROX	Project	- Calabara, Name de campa de compressor de l'Assacration	File	Designer	Rev	Date	Page
SDD		Timing: Allowable Xbus Operations	LionHead33.sily	Garner	В	9/25/79	33

		E-STATE STATE OF THE STATE OF T		Y Source	Charles are serviced by the service
		setup	A .or. B	A (bypass)	A + B
	X ←		78	69	109 105 89
	M∧R ↔ *	36 11 36	114 89 114	105 80 105	114 116 125
Y	MDR←	3	81	72	112 108 92
O p c	SU←	45	123	114	154 150 134
r a t	[]← , YDisp	26	104	95	135 131 115
i O	IOYOut← (LS374)	22	100	91	131 127 111
	IOYOut← (S374)	6	84	75	115 112 95

	XFROX	Project	TO THE STATE OF THE PROPERTY OF THE STATE OF	File	Designer	Rev	Date	Page
		Dandelion		LionHead34.sily	Garner	С	10/30/79	34
į	COMMENT OF THE PERSON NAMED IN	WHITE THE PERSON OF THE PERSON	- National Control Services - Ser	ACRES CONTRACTOR CONTRACTOR MEDICAL CONTRACTOR MOSAN	THE PARTY WAS ARRESTED BY THE PARTY OF THE P	-	Andreas Constitution of the State of the Sta	

^{*} Bits[0-7] have timing of $Y \in (B, or, 0)$, except in the A bypass case.

X bus loading

(for X[12-15] since these bits have the greatest loading)

Source	Sink	Part	Source Drive	Sink Load
	D-input	IDM2901A-1		.47.18
	RH	Am29701		.2/.125
	IB	S373		17.125
	IOPOData	LS374		.4/.2
	IOPCıl .	LS273		.4/.2
1	KOData	S374		1/.125
	KCıl	LS273		.4/.2
	XOData	S374		1/.125
	XCtI	LS273		.4/.2
	POData	1.\$374		.4/.2
	PCtl	1.\$273		.4/.2
SU		93422	104/8	1/.025
LRotn		Am25S10	130/10 ·	1/.025
ErrIBStkp		S240	60/32	1/.025
Rff		S241	60/32	1/.025
IB		S257	130/10	17.025
Nibble		S241	60/32	1/.025
MD		S240	60/32	1/.025
IOPIData		S374	130/10	1/.025
IOPStatus		S240	60/32	1/.025
XIData		S374	130/10	1/.025
XStatus		S240	60/32	1/.025
KIData		S374	130/10	1/.025
KStatus		S240	60/32	1/.025
PStatus		S240	60/32	1/.025
MStatus		S240	60/32	1/.025
Min Source D	rive	S240/93422	60/8	
Total Sink Lo.	ad	List, et Pistulet de Victoria de Santa de Carlos de Carl	CAT BY AN EXCHANGE BY COMMUNICATION OF THE PARTY.	21/2.25

Table Entries: High U.L./ Low U.L.

 $\begin{array}{l} 1 \ \text{High U.L.} = 50 \ \text{uA} \\ 1 \ \text{Low U.L.} = 2.0 \ \text{mA} \end{array}$

		-	CHRONIC PROCESSOR NATIONS SECTION OF THE PROCESSOR OF THE PROCESSOR OF THE PROCESSOR OF THE PROCESSOR OF THE P	THE REAL PROPERTY OF THE PARTY	MARKON CONTROL OF SUPPLIES OF SUPERIOR SUPPLIES OF SUP	700-10-11-00C		germanas:mm
1	XFROX	Project		l'ile	Designer	Rev	Date	Page
	SDD	Dandelion	Static Loading: X bus	LionHead35.sily		С	10/30/79	35

Y bus Loading

Source	Sink	Part	Source Drive	Sink Load
Y-output	A CHANGA MATTA TO THE CANTER AND THE MATTA TO THE MATTA	IDM2901A-1	32/10	ACAL-CONTROL OF BUSINESS ALONG MANAGEMENT
	LRotn	Am25S10		1.5/1.5
	SU	93442		.87.15
	stackP	25S09 .		1/1
Y.4	MAR	S253		3(1/1)
Y.4	MDR	S373		1/.125
Y.4	MCtl	S138		1./1
	DOAData ·	S373		17.125
	DOBData	S374		17.125
	DCtl	L:S273		.4/,2
Total Sink Lo	ad	TO THE PERSON AND THE	10.7/7.3	

Table Entries: High U.L./ Low U.L.

1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

	-			CART BOOK CHEST EXCLUSION COMMENTS AND REPORT OF THE PROPERTY	Carried and a second se	-	gast management of a contract structure.	ç a	~
	XEROX	Project		File	Designer	Rev	Date	Page	-
-	SDD	Dandelion	Static Loading: Y bus	LionHead36.sily	Garner	С	10/30/79	36	

Xerox Corporation 701 South Aviation Boulevard El Segundo, California 90245

Integrated Circuit

SN74S260

ML Drawing No. Rev.

MΛΊ	l'ERIAL LIST		·	ML			С
Rev.	Drawing Title Dandelion CP Preliminary Parts List		These drawing contained their of Xerox Corporation	ein, are the oration and	exclusive pro or Rank Xerox	perty ,Ltd.	am a militar i militar e emanda di militar
Dwg. No.	Revision B (for [Iris]< Workstation>LH>LionHead-C.dm) (filed on >LH>CPParts1-C.sil)		issued in stric the prior writt tion Rank Xerc used for any p manufacture c or Rank Xerox	en permissl ex,Ltd., be r urpose wha if articles fo	On of Xerox Co eproduced, co itsoever, burp,	orpora- pled or , execpt th	9
	* indicates change from last rev.	Mod	el No.	Date	Oct 79	Sheet 1 Of	2
1	Item No. Drawing Title	the structure of the second	Drawing No.	No. Req.	Remark	S	
	Integrated Circuit IDM2901A-1			4	National or A	\m2901C	
	AM29700			1	16x4 Non-In	v OC Ram	
ML	AM29701			6	16x4 Non-in	v 3-S Ram	
	AM93S48			4	12-Input par	rity	
	AM25S09	Marin Salikan dakturan eras Maringala	*	7	or 74S399		n estado como gira compressa de servicio d
	ΛM25S10			4	4-bit shifter		
	i2147L	Matrice and administrative for reduced to		48	low power 2	147	teritor and the second sec
	F93422			4 -	256x4 Ram		***************************************
	F93427			3	256x4 Prom		
	F93453			3	1024x4 Pro	m	
	. HM7649			1	512x8 Prom	•	
	SN74S00			4		halim (ema _g al a dilhacana)	
	SN74S02			1			
	SN74S03			1			-
	SN74S04			1			
-	SN74S08			1			
	SN74S10			2			
	SN74S32		*	1			
,	SN74S51			1			
	SN74S64		* (no more \$74)	4			
	SN74S138		·	8			
	SN74S151			3			
	SN74S175			1			
	SN74S182			1			
	SN74S240			1			
	SN74S241			3			
	SN74S253	-	•	1			
	SN74S257			3			
	SN74S258			1			

1

1 per x chip positions

Prefer lower value (~12 ohms)

1

2

.1 uF bypass, 25V

8- 22 ohm resistors

Allen Bradley 316B220

220-330 ohm pullup/pulldown 2% Allen Bradley 316E221331

Note: 74S189's can be used instead of Am29701's if S534's or 67\$378's are better than S374's.

Similarily, \$289's can be used instead of Am29700's if \$534's or 67\$378's (inv. oct. reg.) are better

Capacitor

DIP Resistor Network

DIP Resistor Network

Dandelion Central Processor

pLionHead # #.sil are the printed circuit board schematics. sLionHead # #.sil are the stichweld board schematics. LionHead # #.sily are documentation pages.

2901 Chips	. 1	
Lookahead, ShiftEnds, Cin	. 2	
SU	3	
RH, stackP	4	•
IB	5	
XBus: LRotn, ZeroHighX	6	
XBus: IB, constants, Errint	7	
MIR 1994	8	
MIR Decoding I	9	
MIR Decoding II	10	
Dispatch/Branch	11	
pNIA, pTC	12	
TPC, TC, Link	13 14	
Schedule, Switch, & Tasks Error, Emulator, & Kernel Proms	15	
Clocks, Wait	16	
Control Store A [0-7]	17	
Control Store B [8-15]	18	
Control Store C [16-23]	19	17. 3
Control Store D [24-31]	20	,
Control Store E [32-39]	21	
Control Store F [40-47]	22	
CS Parity	23	
IOP Interface I	24	
IOP Interface II - CS Read	25	
Testability	26	
Discretes & NIA	27	
Unused Parts	28	
Filter Capacitors	p29	
NetNIA.sil	40y	
Change History I	41y	
Change History II	42 y	
Timing: MAR←, Ybus←	43 y	
Timing: Ybus←, Xbus←, Setups	44y	
Timing: D-input Setups	45 y	
Timing: R Register Cycle Times	46 y	
Timing: Allowable Xbus Operations	47 y	
Timing: Allowable Ybus Operations	48y	
Static Loading: X bus	49y	
Static Loading: Y bus	50y	
Estimated Power Consumption Layout - Stichweld	51y	
Layout - Stichweid Layout - PC	52y 53y	
PC Layout Notes	53y 54y	
CPParts 1 - D. sil	55y	
CPParts 2-D.sil	56y	
VI. 41102 01011	JU y	

Also see:


[Irls]<Workstation>LH>#LionHead-J.press [Iris]<Workstation>LH>CPProms-J.press [Iris]<Workstation>LH>DMR.press [Irls]<Workstation>LH>CPCheckOut.press [Iris]<Workstation>LH>DLionIORules.press


- s or p schematics


--Mesa prom programs
--Dandellon Microcode Reference


--Rules for IO controllers

XEROX	Project			File	Desig ner	Rev	Date	Page
SDD	Dandelion	Contents	• .	LionHead00.s	lyGarner	l-J	8/24/80	0












aD.O = 0 implies right shift

Cin & Shift Ends



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Lookahead, Shift Ends, Cin	pLionHead02.	silGarner	J	8/23/80	02
No. of Middle and St. of St.		and the wines the section of	P - COM MANY	ALL STREET, ST		18. 18. 18. 18. 18. 18. 18. 18. 18. 18.	The state of





SU X-bus dişable

15[3] r to CIN-SE-wrSU (tPLH)

Output Disable 30

X-bus 10

55[3] = 58 nS

XBus - SU = max(75,60) nS

17[3] r to SUAddr -

45 tAA

10 X-bus

72[3] = 75 nS

17[3]

t to CIN-SE-wrSU/EnableSU

F93422 OE'/CE2 to X-bus · X-bus

57[3] = 60 nS

SU write setup

AltUAddr setup


5[1] Data setup 39___ WE


25S09 setup 5[1] <u>8[1]</u> Y -> pU

44[1] = 45 nS


13[2] = 15 nS (26 if LS257)

F93422 data t-hold = 5 nS






EnableSU WriteSU' (20) (20) CIN-SE-WrSU SU[10-13]




19/17/20/18 EnableSU WriteSU' (20) CIN-SE-WISU (20)

•		SU[1	4-17]		
SUAddr.O	7				
SUAddr.1	6	A7	1	F93422	
SUAddr.2	5	A6	- 1	v47	
SUAddr.3	21	A5	Į.		
SUAddr.4	1	A4	- 1		
SUAddr.5	2	A3	1		
SUAdd r.6	3	A2	- 1		
SUAddr.7	4	A1			
		AO	1		
Y.12	15		- 11	6	X.12
Y.13	13	D3	Q3]-	4	X.13
Y.14	11	D2	Q2 1	2	X, 14
Y.15	9	D1	Q I J		X.15
	×_	DO	QO _I -	<u> </u>	
		CE1'CE2			
		1917 20	18		
EnableSU	(20)	*			
WriteSU'	(20)				
CIN-SE-wrSU	(20)				

XEROX	Project	•	File	Designer	Rev	Date	Page
SDD	Dandelion	su ·	pLionHead03.	silGarner	J	8/23/80	03
19 6 19	A Company	Simple of the Control of States and Control of the	Gg sameteral	pina historia (Chambardia)	<u> </u>	Samuel Control of Bridge	-





XBus + stackP = max(59, 38) nS

t to stackP 17[3]

S240 data to X-bus

10 X-bus

 $34[3] = 38 \, nS$

push timing

t to +ErrintstackP' S240 EN' to X-bus 34 15


48 t to Push Push to NstackP 24[3] 5[1]


10 X-bus 25S09 setup


59 nS

75[4] = 79 nS

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	RH, stackP	pLionHead04.	silGarner	J	8/24/80	04
TRANSPORT SPECIAL WITH PARTY	ACT AND DESCRIPTION OF	· · · · · · · · · · · · · · · · · · ·	· 中京の対象部と	المان و المان و المان والمان و المان	L	The the state of the	a traditional spice








IBFront - Xbus = (x+37, x+36) nS


43 -6	Xbus to IB WritelB rises 43 nS before end of cycle Difference between S373 "EN to Q" and "Data to Q" = 18[2] - 13[1] = 6 nS. Data can arrive 6 nS	x 13[1] <u>20[2]</u>	Xbus to IB S373 Data to NB LS374 setup	94 18[2] 20[2]	WritelB rises S373 EN to NB LS374 setup
x + 37 nS	after Writeiß goes high.	x+36 nS		132[4] =	136 nS

IBfront+IB[1]

34	t to IBPtr+1'
60	tAA
18[2]	SelectIB1' to NB
20[2]	LS374 setup
122[4] -	128 00

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	IB	pLionHead05.	silGarner	J	8/23/80	05
to the major and the angle street	200	The set their program of the set	ボスをかける	Chicago and Chicago		To brack Aver 6	





Byte dişəble X-bus

25

14

t to Nibble'

S257 E' to X-bus


IB disable X-bus


t to XBus+IB'


S257 E' to X-bus

25

14







Nibble dişable X-bus

Xbus-IB = max(56,56,59) nS

34[4] t to IB 8 S257 data to Xbus 10 X-bus

52[4] = 56 nS


56 nS

Xbus - Nibbie = max(39, 50) nS


Xbus - Byte = max(38, 56,50) nS


t to fY 20 S257 data to X-bus 8 10 X-bus 38 nS 25 t to Nibbie' 21 S257 E' to X-bus X-bus 10 56 nS 25 r to Byte' 15 S257 SB to Xbus 10 X-bus 50 nS


See stackP timings for ErriBPtr





	XEBUXI	Project		File	Design er	Rev	Date	Page
	SDD	Dandelion	X Bus: IB, constants, Errintstack	PpLionHead07.	silGarner	J	8/24/80	07
1	the state of the	A STATE OF THE STA	المنافع المناف		Contract Contract			- V - V - V - V - V - V - V - V - V - V

























XEROX	Project		File	Designer	Rev	Date	Page	1
SDD	Dandelion	MIR Decoding I	pLionHead09.	silGarner	J	-8/23/80	09	
the president in the street was	1.0 A 9845	and the solven with the property of the		a partie and the said the said		in following the sign	الوفر يحورنا فعلمك	ച




Project

XEROX

SDD



XERO	X Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Dispatch/Branch	pLionHead11.	silGarner	J	8/23/80	11
	Dandellon	Dispatelly Branch		silGarner	J	8/23/80	,




pNIA[0-7] = max(127, 120, 46) nS

123[4] = 127 nS


100 to INIA 12[2] LS158 data to pNIA' 5[1] 25S09/S374 setup 20 to EKErrc2 18[2] LS158 E' to pNIA' 5[1] 25S09/S374 setup

117[3] = 120 nS 43[3] = 46nS

(See page 11 for pNIA[8-11] timing)





	XEROX	Project		File	Designer	Rev	Date	Page	
	SDD	Dandelion	pNIA, pTC (Branching)	pLionHead12.	silGarner	J	8/23/80	12	l
d	of an orbid transplaying	\$4-5 Print	Bether and the services	The section	Com a transmission		Carried Street, and or	5 PM 10 10 10 10 10	



ScheduleProm-RevC

212.2







	Nt (Prom)	Nt	· Ct	Pt
c1	3-5	Previous	Current	Previous
c2	Next	Next	Current	Previous
c3 [3-5	Current	Next	Current*


98[3] = 101 nS

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Schedule, Switch, & Tasks	pLionHead14.	silGarner	J	8/23/80	14
THE RESIDENCE OF STREET	A STORY AND AND ADDRESS.	Applicate to constituting the		AND CHARLES STORY		5 4 114 10 K K 1	-






XEROX	Project			Designer ·	Rev	Date	Page	
SDD	Dandelion	Error, Emulator, & Kernel Proms	pLionHead15.	silGarner	J	5/14/80	15	l
Action or many Horse	10 00 00	the same approximation and instance plane	- Application	and the state of t	لــــا	STATE OF THE PARTY	7	a



والمراجعة والمحاجم والمحاجمة والمحاج



-14g

CS Timing


17 + to NIA'

13 transmission delay


70 IAA 2147L

100 nS


XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store A [0-7]	pLionHead17.	silGarner	J	5/14/80	17
may a make the same of	and the contract of Cap.	and the contract of the contra	22.455	المراجع المراع	نسسا		المامين الم




XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store B [8-15]	pLionHead18.	silGarner	J	-5/14/80	18
والإرزاع المناز ماردوله	g: Property	Administration of the second s	and the experience	the community of any party is and the		2 4 1.3 1 Cold	Property of States




I XEROXI	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store C [16-23]	pLionHead19.	silGarner	J	5/14/80	19
The state of the same of	or west about	with the water has the contractions		Market about		A to hand the first of the	Section of the second




XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store D [24-31]	pLionHead20.	silGarner	J	5/14/80	20
SALAS BATTLE S CO	28 March 201	ないないできては「Read House To Marie 1977年	Topoly is ab a	Tyre at our banks to		والمرواح يسترينهم والا	the total




XEROX	Project	•	File	Designe <i>r</i>	Rev	Date	Page	
SDD	Dandelion	Control Store E [32-39]	pLionHead21.	silGarner	J	-5/14/80	21	
The state of the state of the state of	40000 1000	A the country of the contribution of	والأولا المرابع والمناس	Shidhwid Sharin		MAN DAIL . A	A STATE OF THE STATE OF	3.





XEROX	Project		File	Designer	Rev	Date	Page	1
SDD	Dandelion	Control Store F [40-47]	pLionHead22.	silGarner	J	8/23/80	22	ı
Paper Burgo S	St. Print, or No.	terral restaurant to the service	20 3 - 10 miles - 100 miles	Court of Agrandages		10 M - 10 - 10 15 17 0 1	trap - arg.	占




_								
XF	ROX	Project		File	Designer	Rev	Date	Page
1	DD	Dandelion	CS Parity (PC)	pLionHead23.s	il Garner	J	5/13/80	23
	Case that the same	and the same of	the state of the s	7030 300074	treet a men reputation		ALCOHOLD SERVICE	CONTRACTOR OF THE PARTY.











VEDOV	Project		File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Tasks, IOP TPC-TC Control	pLionHead24.	silGarner	J	-8/23/80	24
THE RESERVE OF THE PARTY OF THE	4 1000 1000	There is the state of the	The state of the s	rest - de remain de constitue e		THE PROPERTY OF	A Company



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	CS Read	pLionHead25.	silGarner	J	8/23/80	25
the traffication in which	man in Arthresis a	September 1. For the first the contractions of	1 3.18 Beach	The said the said of the fire		-6-2 -4-6-3-6	en 18 m 18 m



The Control Store can be read & written via backplane pins. Once tested, instructions (or parts of instructions), can be loaded in order to test additional features. For instance, all X-bus sources can be disabled by loading a 6 into CS bits 16-23 (controlled by CSWE.c'). Simple programs to test the 2901's can also be executed in this way.

The SU & RH registers can be loaded by controlling EnableSU, CIN-SE-wrSU, & RH+ from a microinstruction. stackP, IB, High SU Addr, & Low SU Addr can be similarly tested.

The MIR & MIR decoding can be tested by loading instructions into the CS.

PDT-Ybus is used to test devices attached to the Y bus.

PDT-A is used to disable registers or Proms whose outputs go to a register clocked by AlwaysClk.

PDT-W is similarly used for WaitClk.

PDT-Cik & PDT-Wait disable the outputs of AiwaysCik & WaitCik'd registers.

The following steps cause a CS byte to be written. It is assumed that the TPC has been written with the required CS address.

```
PDT-Cik + 1; Swc3+1; {cause NIA to come from TPG}
IOPWalt + 1;
SwTAddr' + 0; SwTAddr + 1; {init code}
IOPData + data
CSWE.x' + 0; CSWE.x' + 1;
```


If IOPWait is left high, the CP will not execute the instruction which has been loaded into the CS. Instead, the CP will be frozen in a state where the instruction is totally decoded, but the result will no be loaded into any register. Thus, all the microinstruction register (MIR) decoding logic can be tested without even executing an instruction.

The following steps cause the TPC to be written:

```
IOPWait - 1; (Init code)
SwTAddr' - 0; SwTAddr' - 1;
IOPData - (addr Ishift5) or (data rshift7); (set TPC addr & high 5 bits of data)
WrTPCHigh' - 0; WrTPCHigh' - 1;
IOPData - data and 7F'x;
WrTPCLow - 0; WrTPCLow - 1; (write low 7 bits)
```

DO card test programs for reading & writting TPC & CS available on [IrIs]</br>

Γ	KEROX	Project		File	Designer	Rev	Date	Page	I
	SDD	Dandelion	Testability	pLionHead26.s	il Garner	J	8/23/80	26	l
	at the of the state of the	11 11/2 1	Committee to a superior of the committee		A Michen W.		S SHEEP SHEEP HE HAVE	The state of the state of	ļ,



-	XEROX	Project		File	Designer	Rev	Date	Pag e	l
	SDD	Dandelion	PC Discretes & NIA	pLionHead27.s	il Garner	J	·8/24/80	27	
1	and of the payons	A Rock and a	to make the appropriate the tay		CAN'T WORKS	ــــــــــــــــــــــــــــــــــــــ	a fall to had not been	true for	×

<u>1</u>-⊚ tI #TP163

NIA.11'

25\$09(20)

B2 14

D3

B3 SB QЗ

pNIA.11


Swc2(20) AlwaysClk-a

Unused Parts













Junk 374 Allocation










StackErr


VirtAddrErrc2 pc16' MemErrc3

g h


g

TCWalt






S374



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion		pLionHead28.s	il Garner	J	8/24/80	28
التاريخ والمؤد المعاولة المؤاجة المواجع المارية	mark to the same	وميدوال الماري الماري والماري	一般の大学	Mark Control of the Park		2 mar San June 15 May	1 - J 1 - J 1 - J 1 - J



NOTE: C1-C65, CAP., CERAM, 50V, .10UF, PART NO. 702W05218

XEROX	Project		File	Designer	Rev	Date	Page
ED	Dandelior	Filter Capacitors	pLionHead29.s	il Lin	J	8/23/80	29
10 to 10 to 10	Company of the last	The second second second second	32.	Andrews and the Angel of Books			Marian Committee of the

Dandelion Central Processor (CP)

pLionHead##.sil are the printed circuit board schematics. sLionHead##.sil are the stichweld board schematics. LionHead##.sily are documentation pages.

2901 Chips	1
Lookahead, ShiftEnds, Cin	2
SU	3
RH, stackP	4
IB	5
XBus: LRotn, ZeroHighX	6
XBus: IB, constants, ErrInt	7
MIR	8
MIR Decoding I	9 '
MIR Decoding II	10
Dispatch/Branch	11
pNIA, pTC	12
TPC, TC, Link	13
Schedule, Switch, & Tasks	14
Error, Emulator, & Kernel Proms	15
Clocks, Wait	16
Control Store A [0-7]	17
Control Store B [8-15]	18
Control Store C [16-23]	19
Control Store D [24-31]	20
Control Store E [32-39]	21
Control Store F [40-47]	22
CS Parity	23
IOP Interface I	24
IOP Interface II - CS Read	25
Testability	26
Discretes & NIA	27
Unused Parts	28
Filter Capacitors	29
Block Diagram I	38y
Block Diagram II	39y
NetNIA.sil	40 y
Change History I	41y
Change History II	42y
Timing: MAR ←, Ybus ←	43y
Timing: Ybus←, Xbus←, Setups	44y
Timing: D-input Setups	45y
Timing: R Register Cycle Times	46y
Timing: Allowable Xbus Operations	47y
Timing: Allowable Ybus Operations	48y
X bus Static Loading & Capacitance	49y
Y bus Static Loading	50y
Estimated Power Consumption	51y
Layout - Stichweld	52y
Layout - PC	53y
PC Layout Notes	54y
X bus Delay	55y

Also see:


[Iris|\Workstation>LH>#LionHead-M.press |Iris|\Workstation>LH>CPProms-K.dm |Iris|\Workstation>LH>DMR.press |Iris|\Workstation>LH>CPCheckOut.press |Iris|\Workstation>LH>DLionIORules.press


-- s or p schematics --Proms --Dandelion Microcode Reference


ARREST MALE


-- Rules for IO controllers

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion.	Contents	LionHead00.sily	Garner	M	4/2/81	0













aD.0 = 0 implies right shift



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Lookahead, Shift Ends, Cin	pLionHead02.sil		M	8/23/80	02







S240 data to X-bus

↑ to ←ErrIntstackP'

S240 EN' to X-bus

X-bus

X-bus

34[3] = 38 nS

34 15

10

59 nS Page Rev Date File Designer Project **XEROX** RH. stackP Dandelion 11 8/24/80 04 pLionHead04.sil Garner SDD

75[4] = 79 nS

↑ to Push


25S09 setup

Push to NstackP

push timing

46

24[3] 5 1




Timing for HM7649 IBProm:


IBFront \leftarrow Xbus = (x + 37, x + 36) nS

$ \begin{array}{r} x\\43\\-6\\x+37 \text{ nS} \end{array} $	Xbus to IB WriteIB rises 43 nS before end of cycle Difference between S373 "EN to Q" and "Data to Q" = 18[2] - 13[1] = 6 nS. Data can arrive 6 nS after WriteIB goes high.	x 13[1] 20[2] x + 36 nS	Xbus to IB S373 Data to NB LS374 setup	94 18[2] 20[2] 132[4]=1	WriteIB rises S373 EN to NB LS374 setup
	arter Wilter Boes ingh.	X 4 50 115		132[4] —	130 113

XEROX	Project			File	Designer	Rev	Date	Page
SDD	Dandelion	IB	the second secon	pl.ionHead05.sil		М	12/4/80	05





XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	X Bus: LRotn, RH, ZeroHighX	pLionHead06.sil	Garner	M	8/24/80	06




Byte disable X-bus

IB disable X-bus








Xbus←IB	$= \max(56,56,59) \text{ nS}$
34[4] 8 10 52[4] =	† to IB \$257 data to Xbus X-bus 56 nS
25 21 10 56 nS	↑ to Xbus ←IB' \$257 E' to Xbus X-bus
34 15 10 59 nS	↑ to←ibHigh' \$257 SB to Xbus X-bus


Xbus ← N	Nibble = max(39, 50) nS
20 9 10 39 nS	to fZ \$241 data to X-bus X-bus
25 15 10 50 nS	↑ to Nibble' S241 EN' to X-bus X-bus

Xbus ← 1	Byte = max(38, 56, 50) nS
20 8 10 38 nS	↑ to fY \$257 data to X-bus X-bus
25 21 10 56 nS	↑ to Nibble' S257 E' to X-bus X-bus
25 15 10 50 nS	↑ to Byte' S257 SB to Xbus X-bus


See stackP timings for ErrIBPtr





XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	X Bus: IB, constants, ErrIntstackP	pLionHead07.sil	Garner	М	8/24/80	07
Sealabering despite on the Assachameter and			NAME AND PARTY OF THE PARTY OF	CARRAGON OF THE PROPERTY OF T	1	Bounds and under in its designation	-





fundion field Decomers



















		IOIn		1/0 1 NP ut
		S138 Q0'	15	←IOPIData' 34
fZ.1	_3	C4 Q1'	12	←IOPStatus' 134 ←ErriBStkp' 134
fZ.2	ا و	S2 Q3	11	←RH' ←ibNA'
fZ.3 (20)	_1	S1 Q6	110	←lb' 1
()	Ì	Q7' E' E E'	7 v54	←ibHigh' (34)
1S.2' (20) fZ.0 fS.3'		4 6 5	•	


XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	MIR Decoding I	pLionHead09.sil	Garner	М	12/4/80	09
		Bit - was not not to be a desired to the second of the sec	ge gre, operator, specific and	special of the president	1	, or her many	o pays deserving more may and



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	MIR Decoding II	pLionHead10.si1		М	4/3/°]	10




XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion_	Dispatch/Branch	pLionHead11.sil	Garner	M	8/23/80	11
	Date Amendes - 40° 1	The state of the s	Marrie American American	Annantarial day of Colombian on the ?		Comment of the second second second	Single and shall some services




pNIA[0-7] = max(127, 120, 46) nS


100 ↑ to INIA 12[2] LS158 data to pNIA` 25S09/S374 setup 117[3]=120 nS 20 † to EKErrc2 18[2] LS158 E' to pNIA' 25S09/S374 setup 43[3] = 46nS

(See page 11 for pNIA[8-11] timing)





XEROX Project		File	Designer	Rev	Date	Page
SDD Dandelion	pNIA. pTC (Branching)	pLionHead12.sil	Garner	М	8/23/80	12






								-
XEROX	Project		File	Designer	Rev	Date	Page	١
SDD	Dandelion	Schedule, Switch, & Tasks	pLionHead14.sil	Garner	М	10/30/80	14	
		·	Calcumpanta and American	The same of the control of the same of the	,	- whe the	A claim was a	•






	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion _.	Error, Emulator, & Kernel Proms	pLionHead15.sil	Garner	М	12/4/80	15
•	The majoritation disserting of	or or resident processing	Andreas of the same of the sam	Page 2000 and page 2000	THE BY WEIGHT DELIVERY.		CININ W AND	




XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion _.	Clocks, Wait	pLionHead16.sil	Garner	М	8/23/80	16
1.8		This sealer is sufficiently also the sealers of the	distribution of the second sec	tion wrapings manifes in			1




CS Timing

17 to NIA' transmission delay tAA 2147L


	Rev Date Page	.
SDD Dandelion Control Store A [0-7] pl.ionHead17.sil Garner M 5/14/8	M 5/14/80 17	7




								•
XEROX	Project		File	Designer	Rev	Date	Page	ı
SDD	Dandelion	Control Store B [8-15]	pLionHead18.sil		M	5/14/80	18	




									_
I	XEROX	Project		File	Designer	Rev	Date	Page	1
I	SDD	Dandelion _.	Control Store C [16-23]	pLionHead19.sil	Garner	М	5/14/80	19	
Ā.	I THE PERSON OF THE PERSON AND A	- a later				,			. L




								4
XEROX	Project		File	Designer	Rev	Date	Page	
SDD	Dandelion	Control Store D [24-31]	pLionHead20.sil	Garner	M	5/14/80	20	
!			a and applicable to the proper Manager and	Minery to confidence and an	ž.			




								_
XEROX	Project		File	Designer	Rev	Date	Page	l
SDD	Dandelion	Control Store E [32-39]	pLionHead21.sil	Garner	М	5/14/80	21	l
	v. + - λα.	A CAN'T PARTY AND A CAN	*	Continued on the second continued				i





XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Control Store F [40-47]	pLionHead22.sil		М	8/23/80	22





	XEROX	Project		File	Designer	Rev	Date	Page
	SDD	Dandelion	CS Parity (PC) - Yek	pLionHead23.sil	Garner	М	12/4/80	23
1	* ALT A THE STREET AND ADDRESS OF THE	No. of Contract of the Contrac	The same and the same of the s	Manage Communication	All the Charles of th		e a trade in majoris a majoris	- September - Sept












ſ		Project	·		Til.	Desiran	ъ	TX	2	1
I	XEROX	Project	~~ ~ .		File	Designer	Rev	Date	Page	ı
	SDD	Dandelion	CS Read		pLionHead25.sil	Garner	М	8/23/80	25	
				in a settem on an experimental delibro distalla territoria della d	# Think and parefuser#5	and the second contract of the	,		L	1.



The Control Store can be read & written via backplane pins. Once tested, instructions (or parts of instructions), can be loaded in order to test additional features. For instance, all X-bus sources can be disabled by loading a 6 into CS bits 16-23 (controlled by CSWE.c'). Simple programs to test the 2901's can also be executed in this way.

The SU & RH registers can be loaded by controlling EnableSU, CIN-SE-wrSU, & RH+ from a microinstruction. stackP, IB, High SU Addr, & Low SU Addr can be similarly tested.

The MIR & MIR decoding can be tested by loading instructions into the CS.

PDT-Ybus is used to test devices attached to the Y bus.

PDT-A is used to disable registers or Proms whose outputs go to a register clocked by AlwaysClk.

PDT-W is similarly used for WaitClk.

PDT-Clk & PDT-Wait disable the outputs of AlwaysClk & WaitClk'd registers.

The following steps cause a CS byte to be written. It is assumed that the TPC has been written with the required CS address.

```
PDT-Clk \leftarrow 1; Swc3\leftarrow1: {cause NIA to come from TPC}
IOPWait \leftarrow 1; SwTAddr \leftarrow 0; SwTAddr \leftarrow 1; {init code}
IOPData \leftarrow data
CSWE.x' \leftarrow 0; CSWE.x' \leftarrow 1;
```

If IOPWait is left high, the CP will not execute the instruction which has been loaded into the CS. Instead, the CP will be frozen in a state where the instruction is totally decoded, but the result will no be loaded into any register. Thus, all the microinstruction register (MIR) decoding logic can be tested without even executing an instruction.

The following steps cause the TPC to be written:

```
IOPWait ← 1; {init code}

SwTAddr' ← 0; SwTAddr ← 1;

IOPData ← (addr lshift5) or (data rshift7);

WrTPCHigh' ← 0; WrTPCHigh' ← 1;


IOPData ← data and 7F'x;

WrTPCLow ← 0; WrTPCLow ← 1;

(write low 7 bits}
```

D0 card test programs for reading & writting TPC & CS available on [Iris] KWorkstation>LH>CardTest.dm


I	WED OW	Project		File	Designer	Rev	Date	Page	1
	XEROX SDD	Dandelion	Testability	pLionHead26.sil	Garner	М	8/23/80	26	




I	XEROX	Project		File	Designer	Rev	Date	Page	
l	SDD	Dandelion	PC Discretes & NIA	pLionHead27.sil	Garner	М	10/30/80	27	
í	and the designation of the contract of the con		By the state of th	processing to	Careting galder of the receive	12	And the property of the property		Ļ.

Unused Parts






Junk 374 Allocation




XEROX	Project		File	Designer	Rev	Date	Page	١
SDD	Dandelion	Unused parts, \$374 clocks	pLionHead28.sil	Garner	М	8/24/80	28	




NOTE: C1-C65, CAP., CERAM, 50V, .10UF, PART NO. 702W05218


١	XEROX	Project		File	Designer	Rev	Date	Page
	FD	Dandelion	Filter Capacitors	pl.ionHead29.sil	Lin	М	8/23/80	29




									-
ı	XEROX	Project		File	Designer	Rev	Date	Page	ı
	SDD	Dandelion	Block Diagram I	LionHead38.sily	Garner	К	30 Oct 80	38	



								_
XEROX	Project		File	Designer	Rev	Date	Page	l
SDD	Dandelion _.	Block Diagram II	LionHead39.sily	Garner/ W.H.	K	30 Oct 80	39	



Just cut the ground connection (which is really a NetNIA line), the LionHead wire list will cut the VCC connection. (The LionHead wire list should not try to cut the GND again, since it will have been connected to NetNIA.11')



NetNIA.O' NetNIA.1' NetNIA.2' NetNIA.3' NetNIA.5' NetNIA.6' NetNIA.7' NetNIA.8' NetNIA.9' NetNIA.9' NetNIA.10' NetNIA.10'	12 13 14 15 16 17 6 5 4 3 2 1	A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 DIN WE'	DO	7 12147 h5
NetNIA.2' NetNIA.3' NetNIA.4' NetNIA.5' NetNIA.6' NetNIA.7' NetNIA.8' NetNIA.9' NetNIA.10'	14 15 16 17 6 5 4 3 2 1	A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 DIN	DO	12147

NetNIA.0'	12	A11		
NetNIA.1'	13	A10		
NetNIA.2'	14	A9		
NetNIA.3'	15	A8		
NetNIA.41	16	A7		
NetNIA.5	17	A6		
NetNIA.6'	6	A5	DO	Z
NetNIA.7'	5	A4	טט	
NetNIA.8'	4	A3		
NetNIA.9'	3	A2		
NetNIA.10'	2	A1		!
NetNIA.11'	1	ÃÓ		
	11	DIN		12147
	8	WE'		h4
	10	CS.		n4
	-	105		l

NetNIA.0'	12	A11		
NetNIA.1'	13	A10		
NetNIA.2'	14	A 10		
NetNIA.3'	15	A8		
NetNIA.4'	16	A 7		
NetNIA.5'	17	A6		
NetNIA.6'	6	A5	DO	7.
NetNIA.7'	5	A4	DO	_
NetNIA.8'	4	A3		
NetNIA.9'	3	A2		
NetNIA.10'	2	A 1		
NetNIA.11'	1	ÃÓ		
	11_	DIN		12147
	8	WE,		h3
	10	رق،		'''
	_	<u> </u>		i

				n
NetNIA.0'	12	A11		
NetNIA.1'	13	A 10		
NetNIA.2'	14	A9		
NetNIA.3'	15	A8		
NetNIA.4'	16	A7		
NetNIA.5'	17	A6		
NetNIA.6'	6	A5	DO	7
NetNIA.7'	5	A4	DO	
NetNIA.8'	4	A3		
NetNIA.9'	3	A2		
NetNIA.10'	2	A1		
NetNIA.11'	1	ÃÓ		
	11	DIN		12147
	8	WE,		h2
	10	CS,		112
	_	103		i

				i
NetNIA.0'	12	A11	-	
NetNIA.1'	13	A10		
NetNIA.2'	14	A9		
NetNIA.3'	15	A8		
NetNIA.4'	16	A7		
NetNIA.5'	17	A 7		
NetNIA.6'	6	A5	DO	7
NetNIA.7'	5	A 4	טט	
NetNIA.8'	4	A3		
NetNIA.9'	3	A3		
NetNIA.10'	2	A 1		
NetNIA.11'	1	AO		
	11_	DIN		i2147
	8	WE'		
	10			h1 '
	-	CS,		l

XEROX	Project		File	Designer	Rev	Date	Page	1
SDD	Dandelion _.	NetNIA circuits	LionHead40.silv	Garner	Λ	\$711779	40	Α,

Rev A to Rev B (9 Oct 79) 1. Added timing info to all pages. Divided page 14 into 14 and 15, renumbering original 15-25. Page 2: a. 1K pullup pack changed to 22-330 resistor pullup/pulldown. Ground to P8. b. S09 changed to S03. Bits into Q ends inverted now. CiN-SE-wrSU' and pc16' necessary for CIN-SE. Page 4: a. stackP read (instead of NstackP) onto X-bus (alllows stackP in arithmetic operations). b. RH[0-3] moved to d17. Page 5: a. IBProm changed: SelIBO' and SelIB1' are now used to immediately select either IB[0] or IB[1] IB-' input removed and replaced with EKErrc2 (to cancel GoodlBDispc2, instead of at the pNIA S64's. Interchanged IBPtr.O and IBPtr.1, deleted IBPtr.1'. Page 6: a. Changed pin4 of f19 from Y.4 to Y.3 b. Interchanged fZ.3 and fZ.2 on 25\$10's Page 7: a. Changed Errint Status to ErriBPtr, i.e. subsituted IBPtr.0 for Mesaint' and IBPtr.1 for CSParErr'. Page 8: a. Changed mem from pin 14 to pin 113. b. Moved CIN-SE-wrSU from c9 to b9, creating CIN-SE-wrSU'. paF.0 took CIN's place. aD.0 was moved to aD.1, and aD.1 to aF.0 c. Changed MAR+ to MAR+', discontected MAR+ from backplane. Page 9: a. On b11(fZNorm), changed AlwaysNI' to IBPtr←0'; fS.2 to fS.2'; and moved all outputs up one position. Page 10: a. Added S04 inverter for aD.0', moved RH← to page 16. b. Changed \$20's to \$08 + \$10's, opening up an \$10 for use. Page 11: a. Replaced Cycle1 test with CSParErr and NibCarry test with Mesaint. Page 12: a. at pNIA[0-3] changed pin 6 from GND to HiGH (to distinguish no Interrupt, empty buffer from error trap at 0) b. Rearranged pNIA[8-11] S64 inputs: EKErrc2 should have zeroed the dispatch/branch bits also. Page 13: a. Moved Link.3' connection to pullup pack since it is now 220-330 Pullup-down. b. Changed NIA's SB inputs from Swc3 to Swc2. Page 14: a. Enlarged Schedule Prom, adding RefReq' input. Pullup connections to requests from Options board. b. Changed all inputs to SwitchProm (see programs). Page 15: a. MemCSErrProm renamed CSIntProm since MemErr moved out to S08 and Mesaint moved in. b. StackVirtErrProm renamed StackVirtProm, CirIntErr' Input not needed. c. ErrorProm inputs changed: Nt = Emu to Ct = Emu. d. KEProm renamed KernPC16Prom since MesaInt moved out. KernReq' an input now. Page 16: a. WriteIB qualifier changed from S08 to S260 with ppCLK--reduced IB's large hold time. b. WrTPCLow Inverted, RH← moved here. Detection of Low bank changed to \$260 (freeing up and \$02 and \$08). Page 25: a. LS251 inputs rearranged so read data is identical to write data format. Rev B to Rev C (17 Dec 79) Page 2: a. Changed S1 of R Shift Ends from Cycle' to Shift' (to accomodate new fY = Cycle). Switched inputs to mux. c. Added S86 PageCross. Page 3: a. Added LS257 AltUAddr allowing low SU address to come from Y bus. Page 5: a. EKErrc2 input to IBProm changed back to iB←'. PgCarryDly replaced by AllowMDR←. IBFront inverted. a. rB's S74's replaced by S374. Page 8: b. aS, aFh's S374 + S32 replaced by 25S09 c. Added MarPgCross' & AllowMDR← (to pin 11 backplane) a. Added Cycle to fY; AitUAddr to fY; PushNT to fZ b. inverted \$.2 and \$.3 values used to select IOin. Page 10: a. With new fY cycle, changed sh's S00 to S10; changed Pop's S00 to S86; With PushNT, changed Push's S00 to S10. changed MapRef's S00 to S86. Page 11: a. Changed 4:1 mux for DispBr[0-1]' to 2:1 S258. b. XC2npcDisp ← IODispA[2-3]; YIODisp ← IODIspB[2-3]; IODIsp ← XpcDisp; [] ← XwdDisp; PgCrossBr ← PgCarryBr; NibCarryBr ← DirtyBr; Page 12: a. Interchanged TC's and IB's contection to pNIA[8-11], so that IB is blocked by EKTrapc2 (renamed from EKErrc2). b. EKTrapc2 doesn't zero pNIA.11 (reduces loading on EKTrapc2 below max) c. pTC.2 changed from S00 to S10 adding MarPgCross' Page 14: a. SpareReq' added to ScheduleProm & Pullups. Task register enabled by Cycle 2' now. b. Nt = Emu from Pt = Emu established. c. Waltc2' changed to Walt In SwitchProm. Page 15: a. MemErr not gated by Pt = Emu any longer. Connected to ErrorProminstead. b. CSParErr connected to BP pin 37. Page 16: a. WriteTC = pAiwaysClk AND Cycle1 AND TCWait'. TCWait' added beyond Waitc3. b. IOPWait gated with cycle1 now (so Stop correctly works) Page 24: a. SwTAddr, SwTAddr', & IOPWalt temporarily synched by Clock until IOP card does it. Rev C to Rev D (1 Feb 80)- Rev D submitted for 1st etch. Added PDT-Y bus for testability; Moved the 2901's to free up 3 board positions. Page 1: Q.0 & Q.15 pullups now 1K; Cin's pullup is 100 ohms; S03 replaced with S38 (used on HSIO board) IBFront changed to LS374; added PDT for testability; h17 now LS374. Page 2: Page 5: Page 7: Byte inverted = > D & B inputs interchanged on S257. Page 8: rA & rB swapped (for layout); S08 to LS08; HiGH-a to PU Page 9: fYNorm, fZNorm updated; fX moved to c13 Page 10: PushY' added to Push; Refresh is now RefreshY or RefreshZ; S32 to LS32; XBus←IB' now S20 (so MAR←IB works) Byte S08 changed to S00; fZHIgh eliminated Page 11: S258 changed to LS158; PgCrOvDisp, YOddBr added; PageCross changed back to PageCarry. Page 12: EKTrap zeros pNIA.11 (again). Page 13: Am29700 changed to Am29701 and LS32 gates output. Page 14: Tasks reg changed to LS374; PDT added for testability. Now Switchweld & PC version of page 15: Sw version does not have CSPar. 4 & CSPar. 5 to CSIntProm-now a F93453 Page 15: PDt added for testability; h17 & g15 now LS374; PopX' replaces Pop & Popz' added to StackProm. Page 16: WrIBFront and C2Clk qualifiers added; WrTPCLow no longer inverted. Page 23: Now Switchweld & PC version of page 23: Sw version uses 93S48 12-Input parity chips & PC version uses \$280's. Page 24: IOPWait, SwTAddr, SwTAddr' no longer temporarily clocked; IOPBus renamed IOPData; LS241 replaced with LS244. Page 25: IOPBus renamed IOPData LS244 added for testablilty Page 26:


Page 27: Discrete page for PC & Sw versions--PC versions includes fuse & supply caps.

Page 28: Unused parts


Rev D to E (13 Feb 80) -- version actually used for 1st PC etch SelectIBO swapped with SelectIB1' (name change only) ←IOInSp1' changed to ←KTest' (name change only) changed \$86 to \$00 which generates Pop since both PopX' and PopZ' can be active now.. 10 17-22 For the PC version only, the NIA. # a', NIA. # b', NIA. # c', NIA. # d', NIA. # e', and NIA. # f' nets were replaced by NetNIA. # ' This change was made for PC only. NIA. #' was swapped with NetNIA. #' on the resistors so the error messages would go away... p27 S86 now spare instead of S00. Rev E to F (15 March 80) -- updates made to 1st PC etch. S04 at c14d used to form ENZero S260 at d16b now used to generate IBEmptyErr. IBProm now rev E. 5 LS08 gate producing BrMAR← from MAR← & IgnorePgCr added. 8 MapRefZ' deleted and MapRefY' added. changed name of DOAData←' & DOBData←' to DCtlFifo←' & DBorder←' 9 IgnorePgCr' replaces MapRefZ' 10 MapRefZ' replaced with MapRefY' IODisp replaced with XwdDisp. YOddBr replaced with NZeroBr. 12 IBPtr.1 replaced with IBPtr.0 (due to renumbering ibPtr states). Per Testability Review, added PDT-tpc. Link pRet enable kludge made worse by ading LS32 producing pRet'. 13 IBEmptyErr replaces Pt = Emu in ErrorProm. MemErrC3 now gated with a LSO8. ErrorProm now Rev D. 15 Moved 374 clocks and enables to page 28. WritelB now comes from SO2 at a 19d and LS32 at e 14b (an ADDITIONAL PART). 16 17-22 Per Testability Review, PDT-CS-a and PDT-CS-b were added to the control store chips. Per Testability Review, PDT-tpc, PDT-CS-a and PDT-CS-b added to LS244. 26 Moved Junk 374 clocks & enabled here, including the one for f9 (WHICH WAS FORGOTTEN In Rev E). 28 Only one LS08, one S04 spare now. two LS32's gates spare. Rev F to G (15 April 80) -- updates made to 1st etch. LS08 at b13 changed to S08; LS374 at g15 changed to S374 pAllow DMR← added: No mem write on IBEmtpyErr OR MarPgCross; IgnorePgCr eliminated 8 IgnorePgCr' ellminated. 9 pNIA.3' fed by IBPtr.1 Instead of IBPtr.0 (above flx wrong) 12 StackVirtProm & ErrorProm now Rev E. 15 NetNIA', AlwaysClk, & GND connected to 14 pln plat at 15 for Logic Analyzer p27,s27 SO4 at c14f no longer unused. 28 49 y Printer registers 51 y S08, S374 parts change Rev G to H (14 May 80) -- updates made to 1st etch 163 test points were added PDT-tpc connected to g9.2 (CS'). NIA moved to page 27. Rev H to I (July 80) -- changes made by Richard Johnson (ED) to 1st etch layout (hand changes) plus other name/part changes -- There were 8 Rev I boards manufactured. They require fixes to the incorrect changes below described. Am29701's replaced by Am27S07's half of \$241 at c18 and half \$241 at d18 changed (Inadvertently) Into an \$244. e17e-h swapped with a-d. g17(v16)b-e reverse ordered. g16(v44)f-l reverse ordered. f16(v43)f-l reverse ordered, LS374 changed to S374. 5 half of \$241 at c18 and half of \$241 at d18 changed (Inadvertently) into an \$241-like chip with 2 EN inputs. f18c got swapped inputs of f18d, f18d got swapped inputs of f18e, f18e got swapped inputs of f18c. 7 Swapping Inputs to the \$257 multiplexer was (moderately) Incorrect!! XOData, XCti, XIData, XStatus, IOOutSp1, IOOutSp2, IOOutSp3, PStatus, IOInSp2 renamed 9 Swapped Inputs of 14. 13 SpareReq' renamed EORound 14 24 e8e-h reverse ordered. I13e Interchanged with I13g. i5.14 replaced with AlwaysClk-c Revito J (24 Aug 80) -- changes made for etch 1.5 (Never built) u146 & u118 (c18,d18) reconnected as in Rev. H 4,6 u142 (f18) reconnected as in Rev. H u70b connected in order to invert Refresh (This change was not made on the MCtI card as directed) 10 R21 connected to u138.1 Instead of SpareReq' (renamed to EORound) Rev J to K (30 Oct 80) -- etch 2 definition IBProm (HM7649) spllt into two F93453's. 5 XReq' renamed EReq' 14 LS244 @u1 (CSDatain) changed to LS240 (to prevent ringing). -- requires change in IOP Kernel Rev K to L (3 Dec 80) -- changes made to 2nd etch 3, 5, 9, 13, 15, 23 Added test points according to D. Adams, ES Rev L to M (2 April 81) -- etch 3 definition u70b removed so that Refresh is no longer Inverted (reality wins over politics) 10

VEROX Project File Designer Rev	Date	Page
XEROX SDD Dandelion Revision History II LionHead42.sily Garner M	4/2/81	42

YH., Y Bus MAR + timing: For high-half ALU, operation is 0 or B.



 \boldsymbol{Y} bus $\boldsymbol{Arith\ timing:}$ $\;$ Ripple carry is used in low half of ALU, and lookahead in high half.



X bus arithmetic: Ybus \leftarrow XBus + A

X	Xbustime	x	X bus time	x	X bus time
30	D -> G,P[4-11]	32	D -> Cout[12-15]	32	D -> Y[12-15]
7[2]	G,P -> Cln.7, Cln.3	25	Cin -> Y[8-11]	10	Ybus
25	Cin -> Y[0-7]	<u>10</u>	Y bus '		
10	Y bus	(67 +	x) nS	(42 +	x) nS
72[2]	= (74 + x) nS	(3			

Register Arithmetic: Ybus $\leftarrow A + B$

	max(109, 95)	max(105, 99)			max(83, 80)		
17[3] 45 7[2] 25 10 104[5]	t -> rB rB -> G,P G,P -> Cin.7, Cin.3 Cin -> Y[0-7] Y bus = 109 nS	17[3] 50 25 10 102[3]	t -> rB rB -> Cout[12-15] Cin -> Y[8-11] Y bus = 105 nS	17[3] 50 10 77[3]	t-> rB rB-> Y[12-15] Y bus = 80 nS		
48 11[1] 25 10 94[1]	t -> CIN-SE (see p. 2) S182 Cin -> CIn.7, Cin.3 Cin -> Y[0-7] Y bus = 95 nS	48 16 25 10	t -> CIN-SE (see p. 2) CIn[12-15] -> Cout Cin -> Y[8-11] Y bus	48 25 10 83 n	1-> CIN-SE (see p. 2) Cin -> Y[12-15] Y bus S		

ſ	XEROX	Project		File	Designer	Rev	Date	Page
	SDD Dandelion	Timing: MAR←, Ybus←	LionHead43.sily	Garner	D	2/1/80	43	
	•		The statement of the st	٠		•	•	•

Y bus Logic Timing:

Xbus Logic	x X b	นร
Ybus ← Xbus .or. 0	32 D->	Y
	<u>10</u> Ybu	ıs
	(42 + x) nS	

X bus Source timing:

External Register Write Setups:

SU Write Setup (SU ← Ybus):	5[1] F93422 data setup (from beginning of write pulse) 39 WE pulse width 44[1] = 45 nS
RH Write Setup (RH + Xbus):	36 nS (see p. 4)
IB Write Setup (IB ← Xbus):	37 nS (see p. 5)

IOOut Write Setup (IOOut ← Xbus):	equals setup time of receiving reg. data setup for LS374/LS273 = 20[2] = 22 nS
-----------------------------------	---

									_
ſ	XEROX	Project		File	Designer	Rev	Date	Page	١
	SDD	Dandelion	Timing: Ybus ←, Xbus←, Setups	LionHead44.sily	Garner	К	10/30/80	44	

```
Dispatch/Branch Condition Bits Setun:
                                                                          $151/$258 in -> DispBr
                                                                 7[1]
                                                                          DispBr -> pTC
                                                                 6[1]
                                                                          pTC -> pNiA
                                                                5[1]
                                                                          25S09/S374 setup
                                                                23[3] = 26 nS
          D-input Setup Times:
           Logic
                                                           40 nS
                B \leftarrow Xbus or 0
                B ← Xbus or A
          Logic & Branch
                                                                D \rightarrow F.0, F = 0
                                                           26
                                                                DispBr setup
                B ← Xbus .xor. A, ZeroBr
                                                           58
                                                              nS
          Logic & YDisp
                                                           32
                                                                D -> Y
                                                           10
                                                                Ybus
                B ← Xbus .xor. A, YDisp
                                                           26
                                                                DispBrsetup
                                                           68
                                                              nS.
                                                                                   Logic & Double-Bit Shift/Rotate
          Logic & Single-Bit Shifting
                                                                D -> R.3
                                                           15 RAM3 setup
                                                                                       B ← DRShift1 B
                B ← Xbus .or. A. LShift1
                                                                                                                    35
                                                                                                                          D -> R.15
                                                           50 nS
                                                                                                                         S38 in to Q.0
                                                                                                                    20
                                                                                                                         RAM3 setup
                                                                                                                    10
          Logic & Single-Bit Rotates
                                                                    D->R.15
                                                           35
                                                                                                                    65 nS
                                                                   S253 in to R.0
                                                            9[1]
                B ← Xbus .or. A, LRot1
                                                           15
                                                                    RAMO setup
                                                           59[1] = 60 nS
                                                                Xbus[0-7]
                                                                                                  Xbus[8-11]
                                                                                                                              Xbus[12-15]
          Register Arithmetic
                                                          30
                                                                    D \rightarrow G.P
                                                                                                    D-> Cout[12-15]
                                                                                                                           40 nS (Logic setup)
                                                                   G,P -> Cin.3, Cin.7
                                                           7[2]
                                                                                            <u>35</u>
                                                                                                    Cin.11 setup
                B \leftarrow Xbus + A
                                                          35
                                                                   Cin setup
                                                                                            67 nS
                                                          72[4] = 74 \text{ nS}
          Register Arithmetic & ZeroBr
                                                          30
                                                                   D \rightarrow G,P
                                                                                            32
                                                                                                    D -> Cout[12-15]
                                                                                                                           58 nS (Logic&Branch)
                                                           7[2]
                                                                   G,P -> Cin.3, Cin.7
                                                                                            30
                                                                                                    Cin ·> F = Ö
                B + Xbus + A, ZeroBr
B + Xbus + A, NZeroBr
                                                          30
                                                                    Cin -> F = 0
                                                                                                    DispBr setup
                                                                                             26
                                                          26
                                                                    DispBr setup
                                                                                            88 nS
                                                          93[2] = 95 nS max(95, 86, 58)
                                                                                                             Add 5 nS for NZeroBr
          Register Arithmetic & NegBr
                                                                   Cin -> F.O
                                                               = 95·8 = 87 nS
               B \leftarrow Xbus + A, NegBr
          Register Arithmetic & OvBr
                                                                   Cin -> Ovr
                                                               = 95.5 = 90 nS
                B \leftarrow Xbus + A, OvBr
                                                                                                                           max(58 + x, 90) nS
                                                                                                                               32
                                                                                                                                     D -> Cout
                                                                                                                               <u> 26</u>
                                                                                                                                     DispBr setup
          Register Arith & Carry branches
                                                                   D->G,P
                                                          30
                                                                                            30
                                                                                                      D -> G,P
                B ← Xbus + A, NibCarryBr
B ← Xbus + A, PgCrossBr
B ← Xbus + A, CarryBr
                                                           7[2]
                                                                   G,P -> Cin
                                                                                             7[2]
                                                                                                      G,P -> PgCarry
                                                                                                                               58 nS (NibCarryBr)
                                                          16
                                                                    Cin -> Cout.0
                                                                                            11[1]
                                                                                                      PgCarry -> PgCross
                                                                                                                               48
                                                                                                                                     ↑ -> CIN-SE
                                                                   DispBr setup
                                                                                                      DispBrsetup
                                                          26
                                                                                            26
                                                                                                                               16
                                                                                                                                     Cin -> Cout
                                                          79[2] = 81 nS (CarryBr)
                                                                                            74[3] = 77 nS (PgCrossBr)
                                                                                                                                     DispBr setup
                                                                                                                               <u> 26</u>
                                                                                                   (MarPgCrossBr = 75 nS)
                                                                                                                               90 nS
          Arithmetic & YDisp
                                                          Timing for X[0-7] does not affect YDisp
                                                                                                                           68 nS (Logic&YDIsp)
                B \leftarrow Xbus + A, YDisp
                                                          30
                                                                   D \rightarrow G,P
                                                                                           30
                                                                                                   D -> Cout[12-15]
          Arithmetic & Single-Bit Shifting
                                                                                                                           50 nS (Logic&Shifting)
                                                           7[2]
                                                                   G,P -> Cin.3, Cin.7
                                                                                                   Cin -> R.3
                                                                                           35
                B \leftarrow Xbus + A, RShift1
                                                                   Cin -> R.3
                                                          35
                                                                                           <u>15</u>
                                                                                                   RAM3 setup
                                                          <u>15</u>
                                                                   RAM3 setup
                                                                                           80 nS
                                                          87[2] = 89 nS
          Arithmetic & Singl-Bit Rotating
                                                          89 + 10 = 99 nS
                                                                                           80 + 10 = 90 \text{ nS}
                                                                                                                          60 nS (Logic&Rotating)
                B \leftarrow Xbus + A, RRotl
                                                                               30
                                                                                         D -> G,P
          Arithmetic & Double-Bit Shift/Rotate
                                                                                7[2]
                                                                                         G,P -> Cin
                                                                                16
                                                                                         Cin -> Cout.0
                B ← DARShift1 B
                                                                                9[1]
                                                                                         S253 to R.O
                                                                                         RAMO setup
                                                                               77[3] = 80 nS
           Project
                                                                         File
                                                                                                                                             Page
                                                                                              Designer
                                                                                                                        Rev
                                                                                                                             Date
XEROX
```

LionHead45.sily

Garner

M

4/2/81

45

Timing: D-input Setups

Dandelion

SDD

```
R Register Cycle Times
Register Logic
                                                  17[3] 1-> rA
                                                          rA setup
                                                  60
     B \leftarrow A and B
                                                  77[3] = 80 nS
                                                                                      17[3] 1 -> rA
Register Logic & Branch
                                                   17[3] ↑-> rA
                                                  55
                                                          rA -> F = 0
                                                                                              rA -> F.0
     B ← A .xor. B, ZeroBr, B ← A .xor. B, NegBr,
                                                  26
                                                          DispBr setup
                                                                                      26
                                                                                              DispBr setup
                                                                                      93[3] = 96 nS (NegBr)
                                                  98[3] = 101 \text{ nS}
Register Logic & YDisp
                                                           Ybus ← A .xor. B
                                                           DispBr setup
                                                  26
     B \leftarrow A .xor. B, YDisp,
                                                   106
A Bypass & YDisp
                                                   69
                                                           Ybus ← A
                                                   26
                                                           DispBr setup
     [] ← A, YDisp
                                                   95
                                                         nS
                                                                                                                           1 -> Q.0
Register Logic & Shifting
                                                   17[3] ↑->rA
                                                                                  17[3] 1-> rA
                                                                                                                     9[1] $253 to R.15
                                                          rA -> R.3
                                                                                  55
                                                                                          rA -> R.3
                                                   55
     B ← A .or. B. LShift1
                                                                                  20
                                                                                          $38 to Q.0
                                                                                                                           RAM3 setup
                                                                                                                    15
                                                   15
                                                          RAM3 setup
                                                                                  10
                                                                                          Q0 setup
                                                   87[3] = 90 \text{ nS}
                                                                                                                    54[1] = 55 nS
                                                                                  102[3] = 105 nS
                                                                                                                             (DLShift1)
                                                                                            (DRShift1)
Register Logic & Rotating
                                                   17[3]
                                                           1 -> rA
                                                   55
                                                            rA -> R.3
     B \leftarrow A .or, B, LRot1
                                                    9[1]
                                                           $253 in to R.O
                                                           RAMO setup
                                                   15__
                                                   96[4] = 100 nS
                                                                                           bits[8-11]
                                                                                                                        bits[12-15]
                                                        bits[0-7]
                                                                                  max(105, 99)
                                              max(109, 98)
Register Arithmetic
                                                  17[3]
                                                                                      17[3]
                                                                                               1 -> rA
      B \leftarrow A + B
                                                           rA -> G,P
                                                                                     50
                                                                                             rA -> Cout[12-15]
                                                                                                                     80 nS (Reg Logic)
                                                                                         Cin.11 setup
                                                   7[2]
                                                            G,P -> Cin.3, Cin.7
                                                                                     35
                                                           Cin setup
                                                                                      102[3] = 105 nS
                                                  104[5] = 109 nS
                                                                                              ↑ -> CIN-SE
                                                  48
                                                           1-> CIN-SE
                                                                                      48
                                                                                              CIN-SE -> Cout[12-15]
                                                  11[2]
                                                           CIN-SE -> Cin.3(S182)
                                                                                      16
                                                                                     <u>35</u>
                                                                                               Cin.11 setup
                                                           Cin setup
                                                  35
                                                  94[2] = 98 nS
                                                                                      99 nS
                                                                                       17[3] 1 -> rA
Register Arithmetic & Branch
                                                   17[3]
                                                            1 -> rA
     B ← A + B, ZeroBr

B ← A + B, NZeroBr

B ← A + B, NZegBr

B ← A + B, NegBr

B ← A + B, CarryBr,

B ← A + B, PgCrossBr,

B ← A + B, NibCarryBr,
                                                             rA -> G,P
                                                                                              rA -> Cout[12-15]
                                                                                                                      101 nS (Logic&Branch)
                                                   45
                                                   7[2]
                                                             G,P -> Cin.3, Cin.7
                                                                                              Cin -> F = 0
                                                             Cin -> F = 0
                                                                                       <u>26</u>
                                                                                             DispBrsetup
                                                   30
                                                   26
                                                             DispBrsetup
                                                                                                                     Add 5 nS for NZeroBr
                                                                                      103[3] = 106 \text{ nS (ZeroBr)}
                                                  127[5] = 132 nS (ZeroBr)
                                                                                                                             1-> CIN-SE
                                                             Cin -> F.0
                                                                                                 Cin -> PgCarry
                                                                                                                        48
                                                                                                                             CIN-SE -> NibCarry
                                                   ==> 124 nS (NegBr)
                                                                                      11[1]
                                                                                                 PgCarry -> PgCross
                                                                                                                        16
                                                                                                                                  DispBrsetup
                                                                                                                        26
                                                                                       33[1] = 34 \text{ nS}
                                                  25 Cin -> OVR
= => 127 nS (OvBr)
                                                                                       = => 110 nS (PgCrossBr)
                                                                                                                        90 nS (NibCarryBr)
                                                            Cin -> Carry
                                                   ==> 118 nS (CarryBr)
Arithmetic & YDisp
                                                  Timing for X[0-11] does not affect YDisp
                                                                                                                     104 nS (Logic&YDisp)
       B \leftarrow A + B, YDisp
                                                  17[3]
                                                            1 -> rA
                                                                                     17[3] 1 -> rA
Arithmetic & Shifting
                                                            rA -> G,P
                                                                                             rA -> Cout[12-15]
                                                                                     30
                                                  30
                                                                                                                     90 nS (Logic&Shifting)
      B \leftarrow A + B, RShift1
                                                            G,P -> Cin.3, Cin.7
                                                                                             Cin -> R.3
                                                   7[2]
                                                                                     35
                                                            Cin -> R.3
                                                                                            RAM3 setup
                                                                                     15
                                                  35
                                                  <u>15</u>
                                                            RAM3 setup
                                                                                     97[3] = 100 nS
                                                 107[5] = 112 nS
Arithmetic & Rotating
                                                                                                                    100 nS (Logic&Rotating)
                                                 112 + 10 = 122 nS
                                                                                    100 + 10 = 110 nS
      B \leftarrow A + B, RRot1
```

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Timing: R Register Cycle	LionHead46.sily	Garner	M	4/2/81	46

			X Source										
		D			*	*	tijk	*	*			(A .or. B)	(A+B)
		etup	SU	MD	RH	Nibble	Byte	IB	ErrIBStkP	IOIn	A LRotn	LRotn	LRotn
	X ←		75	97	74	50	56	59	59	63	91	102	404
	max (59, X←)		75	97	74	59	59	59	59	63	91	102	131 127 105
	B←X or A	40	115	137	114	99	99	99	99	103	131	_	
	[]←X or A, ZeroBr	58	133	155	132	117	117	117	117	121	149	_	
	[]←X or A, NZeroBr	63	138	160	137	122	122	122	122	126	154		_
	[]←X or A, NegBr	58	133	155	132	117	117	117	117	121	149		_
	[]←X .or.A, YDisp	68	143	165	142	127	127	127	127	131	159		_
	B←X .or. A, LShift1	50	125	147	124	109	109	109	109	113			_
	B←X .or. A, LRot1	60	135	157	134	119	119	119	119	123	_	_	_
	MAR←X .or. A	78	153	_	152	137	137	137	137	141	_	_	
	MDR ←X .or. A	45	120	_	119	104	104	104	104	108		_	
	SU←X .or. A	87		184	161	146	146	146	146	150	_	_	_
	IOYOut←X .or. A	64	139	161	138	123	123	123	123	127	_		_
	B←X + A	74 66 40	149 141 115	1/1 163 137	143 140 114	133 125 99	133 125 99	133 125 99	133 125 99	137 129 103	163 157 131		
	[]←X + A, ZeroBr	95	170	192	169	154	154	154	154	158	186		_
X	[]←X + A, NegBr	87	162	184	161	146	146	146	146	150	178		_
0	[]←X + A,OvBr	90	165	187	164	149	149	149	149	153	181		
p e	[]←X + A,NibCarry	58	133	155	132	117	117	117	117	121	149		_
١	[]←X + A,PgCarryBr	65	140	162	139	124	124	124	124	128	-	_	
r	[]←X + A,PgCrossBr	77	152	174	151	136	136	136	136	140	168		
a t	[]←X + A,CarryBr	81	156	172	155	140	140	140	140	144	171		_
i	[]←X + A,YDisp	68	143	165	142	127	127	127	127	131	159	_	_
o n	B←X + A, RShift1	89 80 50	164 155 \$ 24	186 177 147 196	163 154 124	148 139 109 158	148 139 109	148 139 109	148 139 109 158	152 143 113		_	
	B←X + A, RRot1	99 90 60		196 187 157	173 164 134	158 149 119	158 149 119	158 149 119	158 149 119	113 162 153 123	_	_	
	MAR←X + A	78 78	153	_	152	137	137	137	137	141		—	
	MDR ←X + A	77 70 45	152 145 120		151 144 119	136 129 104	136 129 104	136 129 104	136 129 104	135 133 108	_		
	SU←X + A	119 112 87		216 209 184	193 186 161	178 171 146	178 171 146	178 171 146	178 171 146	182 174 150	_		
	IOYOut←X + A	80 73 48	155 148 123	177 170 145	154 147 122	139 132 107	139 132 107	139 132 107	139 132 107	143 136 111	_	_	
	[] ← X, XDisp	32	107	129	106	91	91	91	91	94	123	134	163 159 137
	RH ← X	36	111	133	110	95	95	95	95	99	127	138	167 163 146
	IB ← X	37	112	134	111	96	96	96	96	100	128	139	168 164 148
	IOXOut+X (LS374)	22	97	117	96	79	79	79	79	83	111	122	153 149 127

*Timing for bits[0-7] of these sources is that of Nibble The 3 numbers for arithmetic operations correspond to bits[0-7], bits[8-11], & bits[12-15], respectively. stackP+ has timing of the slow IOYOut.

XEROX SDD Dandelion Timing: Allowable Xbus Operations File Designer Rev Date Page LionHead47.sily Garner M 4/2/81 47

			Y Source				
		setup	A .or. B	A (bypass)	A + B		
	Y ←		80	69	109 105 83		
	MAR ← *	36 11 36	116 91 116	105 80 105	114 116 119		
Y	MDR←	3	83	72	112 108 86		
O p e	SU←	45	125	114	154 150 128		
r a	stackP←	6	86	75	115 112 89		
t i o	[]← , YDisp	32	112	101	121		
n	Uaddr[4-7]←	15	95	84	124 120 98		
	IOYOut← (S374)	6	86	75	115 112 89		

The 3 numbers for arithmetic operations correspond to bits [0-7], bits [8-11]. & bits [12-15], respectively.

XEROX	Project		File	Designer	Rev	Date	Page	l
SDD	Dandelion	Timing: Allowable Ybus Operations	LionHead48.sily	Garner	D	2/1/5/	48	ļ

^{*} Bits[0-7] have timing of Y \leftarrow (B .or. 0), except in the A bypass case.

X bus Loading & Estimated Capacitance

(for X[12-15] since these bits have the greatest loading & length)

Capacitances are based on experimental measurements (see p. 55)

Source	Sink	Part	Source Drive	Sink Load	Capacitance (pF)
	D-input	IDM2901A-1		.4/.18	4
	RH	Am27S07		.2/.125	4
	IB	S373		1/.125	4
	XDisp	S151		1/1	4
	XLDisp	S151		1/1	4
	"HSIO"	S241		1/.2	8
	"Option"	S241		1/.2	8
	IOPOData	LS374		.4/.2	4
	IOPCtl	LS273		.4/.2	4
SU		93422	104/4	1/.025	5
LRotn		Am25S10	130/10	1/.025	9
ErrIBStkp		S240	60/32	1/.025	11
RH		S241	60/32	1/.025	11
IB		S257	130/10	1/.025	5
Nibble		S241	60/32	1/.025	11
MD		S240	60/32	1/.025	11
IOPIData		S374	130/10	1/.025	5
IOPStatus		S240	60/32	1/.025	11
XIData		S374	130/10	1/.025	5
XStatus		S240	60/32	1/.025	11
KIData		S374	130/10	1/.025	5
KStatus		S240	60/32	1/.025	11
KTest		S240	60/32	1/.025	11
MStatus		S240	60/32	1/.025	11
Min Source D	Prive	S240/93422	60/4		
Total Sink Lo	ad	<u>, , , , , , , , , , , , , , , , , , , </u>		22/3.7	
Total Compor	nent Capacitance				177 pF

Total Component Capacitance	177 pF
Etch @ 50" (CP = 20, HSIO = 10, MCtl = 8, Opt = 5, IOP = 4, BP = 3)	150 pF
Total X bus Capacitance	327 pF

Table Entries: High U.L./ Low U.L. 1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Static Loading: X bus	LionHead49.sily	Garner	М	4/2/81	49

Y[0-7] Bus loading

Source	Sink	Part	Source Drive	Sink Load
Y-output		IDM2901A-1	32/10	
	LRotn	Am25S10		1.5/1.5
	SU	93442		.8/.15
Y.4	MAR	S253		3(1/1)
	MDR	S373		1/.125
	MCtl	S138		1/1
	DCtlFifo	S373		1/.125
	DBorder	LS374		.4/.2
Total Sink Lo	ad			8.7/6.1

Y[8-15] Bus loading

Source	Sink	Part	Source Drive	Sink Load
Y-output		IDM2901A-1	32/10	
	LRotn	Am25S10		1.5/1.5
	SU	93442		.8/.15
	stackP	25\$09		1/1
	AltUAddr	S257		1/1
Y.12	MAR	S253		2(1/1)
	MDR	S373		1/.125
	MCtl	LS374		.4/.2
	DCtlFifo	S373		1/.125
	DBorder	LS374		.4/.2
	YDisp	S151		1/1
Total Sink Lo	ad			10.5/7.4

Table Entries: High U.L./ Low U.L.

1 High U.L. = 50 uA 1 Low U.L. = 2.0 mA

Γ	XEROX	Project		File	Designer	Rev	Date	Page	l
	SDD	Dandelion _.	Static Loading: Y bus	LionHead50.sily	Garner	F	3/15/80	50	

PC version:	#	I_{typ}	I_{total}
IDM2901A-1	4	160	640
Am27S07	7	75	525
AM25S09	7	75	525
AM25S10	4	60	240
i2147L	48	100	4800
F93422	. 4	95	380
F93427	2	85	170
F93453	4	120	480
HM7649	1	120	120
SN74S00	4	15	60
SN74S02	1	22	22
SN74S04	2	23	46
SN74S08	1	25	25
SN74S10	2	12	24
SN74S20	1	6	6
SN74S38	1	32	32
SN74S51	1	11	11
SN74S64	4	8	32
SN74S86	1	50	50
SN74S138	8	49	392
SN74S151	3	45	135
SN74S175	1	60	60
SN74S182	1	69	69
SN74S240	1	90	90
SN74S241	3	108	324
SN74S253	1	55	55
SN74S257	4	52	208
SN74S260	1	22	22
SN74S280	6	67	402
SN74S373	2	105	210
SN74S374	7	90	[′] 630
SN74LS32	3	4	12
SN74LS158	3	5	15
SN74LS244	4	20	80
SN74LS251	8	7	56
SN74LS283	ŀ	20	20
SN74LS374	1	27	27


156 11.0 Amps (70 mA/chip)

Stichweld only:

Am93S48 4 57 228 154 10.8 Amps (70 mA/chip)

XEROX	Project		File	<u> </u>	Rev	Date	Page
SDD	Dandelion	Estimated Power Disspication	LionHead51.sily	Garner	G	4/15/80	51

	0	ь	C	ď	e	f	σ	h	i
	a		C 25610	25\$10	25\$10	. 25S10	g LS374	F93453	LS244
19	S02 pWait,pAlws Pt, WrIB	\$257 O, Byte	25\$10 LRotn.0	25510 LRotn.1	25510 LRotn.2	LRotn.3	Tasks	SchedProm	CS-IOP Recv
18	S138	\$138	S241	S241	S241	S257	HM7649	F93453	F93427
10	100ut	IOIn	0,RH[0-3]	0,RH[4-7]	Nibble, Pt	lbLow, ibHigh	IBProm	ErrorProm	SwProm
17	S138 IOOut	S138 IOIn	F93453 StackVirtErr	AM27S07 RH[0-3]	S240 ErriBStkp	S257 O, IbHigh	S373 IB[1]	LS374 WaitClks	LS244 Tester
	\$257	LS283	25809	\$260	AM27S07	\$374	S373	·S374	F93427
16	AltUAddr	NstackP	stackP	ProcLow, IBEmptyErr	RH[4-7]	IBFront	IB[0]	AlwaysClks	Kpc16Pro
15	S00 Byte',Nib' pMAR',X+0	25S09 GUAddrHigh	F93422 S U[0-3]	F93422 SU[4-7]	F93422 SU[8-11]	F93422 SU[12-15]	S374 AlwaysCli	© F93453	
14	\$138 fYNorm(Reg)	25\$09 SUAddrLow	\$04 Mar≁,RH≁,c3, F#O,aD.O,lbE	\$00 Wr\$U,WrLink, WrIBf,WrRH	LS32 [@] Link, WrlB,	S00 [@] WrTC,C2Clk, Pop,	S253 R Ends	S38 Q Ends, CIN-SE	LS374 IOPTPCHig
13	\$138 fYNorm	S08 paShO,MemEi pAllow,TCWt	S138	S04 AlwysClk(3), WaltClk,C1,c2	S51 WriteTPC', Weitc1'	LS32 Link	S182 LookAhead	18Pin Plat Resistors	LS244 IOPTPCLO
	+ +		n12 b		Γ _{n12}	e	7 f [p1:		n
12 6	IDM29 [O-3] holes must be o	001A-1	IDM2901A-1 [4-7]	1	IDM290 [8-11]	1 1 1		DM2901A-1 12-15]	1
	\$20	n <u>ets</u> b <u>lue</u> wilded S138	S10	S10	S151	S151	S64	 S64	
11	XBus+IB, LRotn	fZNorm	push,sh,Xbyte	pTC.3,Wait, pTC.2	DispBr.3A	DispBr.2	pNIA.8	pNIA.9	pNIA.10
10	S86 PgCr,Ref' Map,Ref	25\$09 aSh,aFh	\$374 rA, a\$	S00 pTC.0,1, PgCross,CInpc	S151 DispBr.3B	LS158 DispBr.01	LS158 pNIA[4-7]	LS150 pNIA[0-	
9	\$374 fX, fZ	\$175 Cln',fY.0,fS	S374 Misc,fY,fS	S374 rB,aD,aFI	AM27S07 Link	S374 TC, CSPar	AM27S07 TC	\$374 NIAX[8-11]	25S09 NIA[8-11]
8	LS2		93S48 CSPar.O	c 93548 pCSPar.1	LS244 CSin	93\$48 pCSPar		g S48 SPar.3	h 18 ohm resistors
7	12147L pfZ.O	LS251 IOPBus.1	LS251 IOPBus.2	LS251 IOPBus.3	LS251 IOPBus.4	LS251 IOPBus.5	L\$251 IOPBus.6	LS251 IOPBus.7	25\$09 NIA[0-3]
6	12147L pfX.0	i2147L pfZ.1	i2147L pfZ.2	i2147L pfZ.3	12147L INIA.8	12147L INIA.9	12147L INIA.10	12147L INIA.11	25\$09 NIA[4-7]
5	LS32 EnDispBr	12147L pfX.1	i2147L pfX.2	i2147L pfX.3	i2147L INIA.4	i2147L INIA.5	12147L INIA.6	12147 INIA.	
4	i2147L pfY.0	12147L pfY.1	12147L pfY.2	12147L pfY.3	I2147L INIA.O	12147L INIA.1	i2147L INIA.2	12147L INIA.3	\$374 NIAX[0-7]
3	12147L pEP	i2147L pCIN-SE-WrS	12147L	I2147L pmem	12147L pfS.0	12147L pfS.1	12147L pfS.2	12147L pfS.3	AM27S0 TPC[8-11
2	i2147L paS.0	i2147L paS.1	12147L paS.2	i2147L paF.0	i2147L paF.1	12147L paF.2	12147L paD.0	i2147L paD.1	AM27S0 TPC[0-3]
1	i2147L prA.0	12147L prA.1	i2147L prA.2	i2147L prA.3	i2147L prB.0	12147L prB.1	12147L prB.2	i2147L prB.3	AM27S0 TPC[4-7]
	a a	b	C C	d d	e	f	g	h	i
	OIP rient.	f	I/O Connecto	or Area (To	(n) I/(O Connector	Area (Bot	ttom)	



- I. Filter caps: 1 per 3 chip positions; 2 per 2147L; 1 per 2901.
- II. Don't use PC layout positions al, bl, a2, & b2.
- III. There are 5 spare positions: c1, d1, c2, b3, 111.
- IV. Clock qualifiers: The qualifier chips boxed in the PC layout should be kept together & near their current location (i.e. center of "board"). The S02 at pc loc all should not be moved.


V. Control store layout

The CS is a 6 by 8 array with horizontal address lines & vertical data lines. The 8085 reads the CS from the bottom (via the LS251'), parity is computed at the bottom, and the MIR is located at the top.

Address Lines: Each horizontal row of 8 chips has its 12 address lines connected together-suffixed by "a" through "f" in the diagrams. The 8 rows are interconnected at the left side with a vertical bus, called NetNIA, which driven by the NIA register.

NetNIA is defined by the file NetNIA.sil.

R10-R21 are necessary to prevent undershooting & approximately equal the line impedance divided by 6. Electrolytic bypass caps may be necessary (2nd etch).



XEROX	Project		File	Designer	Rev	Date	Page	1
SDD		Layout Notes	LionHead54.sily	Garner	1)	2/1/5 (54	ļ

Calculated Delay:


$$V = \frac{1}{C} \int i \, dt = \frac{t}{C} \left(\frac{i_{init} - i_{threshold}}{2} + i_{threshold} \right)$$

For standard Schottky, Fig. E3, p. 6-103 of the TI Data Book shows Iinit = 68 mA, Ithreshold = 42 mA. On page 49, the X bus capacitance is estimated at 327 pF. Therefore,

X bus delay =
$$t = CV/I = (327 pF)(1.3 V)/(.055 A) = 8 nS$$

Measured Capacitance & Delay:

Using the following circuit, the capacitance of the X bus has been measured at 337 pF (for 2 PC-Dandelions @25 C)



Adjust frequency so that voltage @B is maximum. Voltage @A is .4 Vpp centered above 2V.
All bus driver outputs are disabled.

$$C = \frac{1}{4(3.14)^2 f^2 L} = \frac{T^2}{1.97 \times 10^3}$$

Using a high-BW scope, the following delays were observed for X[15]:

w/ S240 drivers:	w/ S257 driver:	
7 nS	8 nS	On CP board (between driver and 2901 D input)
10 nS	11 nS	On backplane
16 nS	21 nS	On backplane w/ CP on card extender

	for warrant and a second a second and a second a second and a second a second and a second a						
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion _.	X bus Delay	LionHead55.sily	Garner	М	4/2/81	55